aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Alpha
Commit message (Expand)AuthorAgeFilesLines
* - Added getOpcodeAfterMemoryUnfold(). It doesn't unfold an instruction, but o...Evan Cheng2007-10-182-4/+4
* Use SmallVectorImpl instead of SmallVector with hardcoded size in MRegister p...Evan Cheng2007-10-182-8/+8
* Revert 42908 for now.Evan Cheng2007-10-141-4/+4
* Change the names used for internal labels to use the currentDan Gohman2007-10-121-4/+4
* Set ISD::FPOW to Expand.Dan Gohman2007-10-111-1/+4
* - Added a few target hooks to generate load / store instructions from / to anyEvan Cheng2007-10-052-0/+60
* Allow copyRegToReg to emit cross register classes copies.Evan Cheng2007-09-262-5/+12
* More explicit keywords.Dan Gohman2007-09-251-1/+1
* Fix PR 1681. When X86 target uses +sse -sse2,Dale Johannesen2007-09-231-0/+2
* Remove (somewhat confusing) Imp<> helper, use let Defs = [], Uses = [] instead.Evan Cheng2007-09-111-3/+3
* Fold the adjust_trampoline intrinsic intoDuncan Sands2007-09-111-3/+0
* Add lengthof and endof templates that hide a lot of sizeof computations.Owen Anderson2007-09-071-1/+2
* Enhance APFloat to retain bits of NaNs (fixes oggenc).Dale Johannesen2007-08-311-5/+5
* Add a variant of foldMemoryOperand to fold any load / store, not just load / ...Evan Cheng2007-08-301-0/+5
* Change LegalFPImmediates to use APFloat.Dale Johannesen2007-08-301-2/+2
* long double patch 2 of N. Handle it in TargetData.Dale Johannesen2007-08-031-1/+1
* More explicit keywords.Dan Gohman2007-08-021-1/+1
* Support for trampolines, except for X86 codegen which isDuncan Sands2007-07-271-0/+3
* Don't ignore the return value of AsmPrinter::doInitialization andDan Gohman2007-07-251-4/+2
* No more noResults.Evan Cheng2007-07-212-7/+7
* Added -print-emitted-asm to print out JIT generated asm to cerr.Evan Cheng2007-07-202-5/+7
* Change instruction description to split OperandList into OutOperandList andEvan Cheng2007-07-192-44/+64
* Long live the exception handling!Anton Korobeynikov2007-07-142-4/+6
* Assert when TLS is not implemented.Lauro Ramos Venancio2007-07-111-0/+3
* The various "getModuleMatchQuality" implementations should returnChris Lattner2007-07-091-0/+2
* Convert .cvsignore filesJohn Criswell2007-06-291-1/+0
* Move ComputeMaskedBits, MaskedValueIsZero, and ComputeNumSignBits fromDan Gohman2007-06-221-1/+1
* Pass a SelectionDAG into SDNode::dump everywhere it's used, in preprationDan Gohman2007-06-191-1/+1
* Handle blocks with 2 unconditional branches in AnalyzeBranch.Dale Johannesen2007-06-131-0/+10
* Add a utility routine to check for unpredicated terminator instruction.Evan Cheng2007-06-081-3/+3
* BlockHasNoFallThrough() now returns true if block ends with a return instruct...Evan Cheng2007-05-211-0/+2
* RemoveBranch() and InsertBranch() now returns number of instructions deleted ...Evan Cheng2007-05-182-9/+11
* Drop 'const'Devang Patel2007-05-033-6/+6
* Use 'static const char' instead of 'static const int'.Devang Patel2007-05-023-6/+6
* Do not use typeinfo to identify pass in pass manager.Devang Patel2007-05-013-3/+11
* eliminateFrameIndex() change.Evan Cheng2007-05-012-2/+4
* Relex assertions to account for additional implicit def / use operands.Evan Cheng2007-04-251-1/+1
* Use this nifty Constraints thing and fix the inverted conditional movesAndrew Lenharth2007-04-172-17/+21
* Removed tabs everywhere except autogenerated & external files. Add makeAnton Korobeynikov2007-04-165-205/+207
* For PR1336:Reid Spencer2007-04-161-1/+1
* ReadmeAndrew Lenharth2007-03-311-1/+42
* switch TargetLowering::getConstraintType to take the entire constraint,Chris Lattner2007-03-252-9/+11
* Added MRegisterInfo hook to re-materialize an instruction.Evan Cheng2007-03-202-0/+12
* Refactoring of formal parameter flags. Enable properly use ofAnton Korobeynikov2007-03-071-2/+4
* PEI now passes a RegScavenger ptr to eliminateFrameIndex.Evan Cheng2007-02-282-3/+4
* By default, spills kills the register being stored.Evan Cheng2007-02-231-3/+6
* Simplify lowering and selection of exception ops.Jim Laskey2007-02-221-3/+0
* Support to provide exception and selector registers.Jim Laskey2007-02-213-1/+18
* Re-apply my liveintervalanalysis changes. Now with PR1207 fixes.Evan Cheng2007-02-192-0/+11
* For PR1207:Reid Spencer2007-02-192-11/+0