aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Hexagon/HexagonInstrInfo.td
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-091-221/+252
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-231-2015/+4847
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-10/+89
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-6/+8
* Hexagon: Pass to replace tranfer/copy instructions into combine instructionJyotsna Verma2013-05-141-0/+6
* Hexagon: Set accessSize and addrMode on all load/store instructions.Jyotsna Verma2013-05-071-37/+62
* Hexagon - Add peephole optimizations for zero extends.Pranav Bhandarkar2013-05-021-0/+21
* Hexagon: Use multiclass for Jump instructions.Jyotsna Verma2013-05-011-123/+149
* Hexagon: Use multiclass for combine and STri[bhwd]_shl_V4 instructions.Jyotsna Verma2013-04-231-79/+82
* Hexagon: Remove assembler mapped instruction definitions.Jyotsna Verma2013-04-231-47/+53
* Hexagon: Set isPredicatedNew flag on predicate new instructions.Jyotsna Verma2013-04-121-12/+11
* Hexagon: Set isPredicatedFlase flag for all the instructions with negated pre...Jyotsna Verma2013-04-121-11/+11
* Hexagon: Replace switch-case in isDotNewInst with TSFlags.Jyotsna Verma2013-03-281-4/+5
* Hexagon: Use multiclass for gp-relative instructions.Jyotsna Verma2013-03-281-439/+1
* Hexagon: Use multiclass for aslh, asrh, sxtb, sxth, zxtb and zxth.Jyotsna Verma2013-03-261-28/+48
* Hexagon: Add patterns for zero extended loads from i1->i64.Jyotsna Verma2013-03-081-0/+12
* Hexagon: Add support to lower block address.Jyotsna Verma2013-03-071-0/+9
* reverting patch 176508.Jyotsna Verma2013-03-051-9/+0
* Hexagon: Add support for lowering block address.Jyotsna Verma2013-03-051-0/+9
* Hexagon: Add encoding bits to the TFR64 instructions.Jyotsna Verma2013-03-051-20/+46
* Hexagon: Change insn class to support instruction encoding.Jyotsna Verma2013-02-141-4/+4
* Move MRI liveouts to Hexagon return instructions.Jakob Stoklund Olesen2013-02-051-1/+1
* Hexagon: Add V4 combine instructions and some more Def Pats for V2.Jyotsna Verma2013-02-041-8/+53
* Use multiclass for post-increment store instructions.Jyotsna Verma2013-01-291-104/+63
* Add constant extender support for MInst type instructions.Jyotsna Verma2013-01-291-23/+37
* Remove more unnecessary # operators with nothing to paste proceeding them.Craig Topper2013-01-071-22/+22
* Remove # from the beginning and end of def names. The # is a paste operator a...Craig Topper2013-01-071-42/+42
* Add constant extender support to GP-relative load/store instructions.Jyotsna Verma2012-12-201-13/+18
* Add patterns to define 'combine', 'tstbit', 'ct0/cl0' (count trailing/leading...Jyotsna Verma2012-12-041-11/+70
* Add constant extender support to ALU32 instructions for V2.Jyotsna Verma2012-12-041-51/+79
* Move all operand definitions into HexagonOperands.tdJyotsna Verma2012-12-041-53/+0
* Move generic Hexagon subtarget information into Hexagon.tdJyotsna Verma2012-12-041-64/+0
* Define store instructions with base+immediate offset addressing modeJyotsna Verma2012-12-031-101/+78
* Define load instructions with base+immediate offset addressing modeJyotsna Verma2012-12-031-203/+73
* Use multiclass for the load instructions with MEMri operand.Jyotsna Verma2012-11-301-184/+66
* Use multiclass for the store instructions with MEMri operand.Jyotsna Verma2012-11-301-83/+64
* Use multiclass for 'transfer' instructions.Jyotsna Verma2012-11-291-79/+97
* Renamed HexagonImmediates.td -> HexagonOperands.td.Jyotsna Verma2012-11-211-1/+1
* Added multiclass for post-increment load instructions.Jyotsna Verma2012-11-141-126/+64
* Test commit.Jyotsna Verma2012-11-131-0/+1
* Use the relationship models infrastructure to add two relations - getPredOpcodePranav Bhandarkar2012-11-011-193/+119
* [Hexagon] Don't mark callee saved registers as clobbered by a tail callArnold Schwaighofer2012-08-131-9/+3
* Remove variable_ops from call instructions in most targets.Jakob Stoklund Olesen2012-07-131-5/+5
* Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer2012-06-021-1/+1
* Revert 156634 upon request until code improvement changes are made.Brendon Cahoon2012-05-141-125/+108
* Hexagon constant extender support.Brendon Cahoon2012-05-111-108/+125
* Hexagon V5 FP Support.Sirish Pande2012-05-101-20/+54
* Extensions of Hexagon V4 instructions.Sirish Pande2012-05-031-859/+1332
* Revert r155365, r155366, and r155367. All three of these have regressionChandler Carruth2012-04-231-1354/+794
* Hexagon V5 (floating point) support.Sirish Pande2012-04-231-657/+1212