aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Hexagon/HexagonRegisterInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-091-8/+7
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-231-70/+20
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-7/+7
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-5/+4
* Update to LLVM 3.5a.Stephen Hines2014-04-241-5/+5
* Remove getEHExceptionRegister and getEHHandlerRegister.Rafael Espindola2013-10-071-8/+0
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-071-4/+4
* Remove unused function.Rafael Espindola2013-05-101-10/+0
* Hexagon: Add and enable memops setbit, clrbit, &,|,+,- for byte, short, and w...Jyotsna Verma2013-03-221-26/+40
* Remove code copied from GenRegisterInfo.inc.Andrew Trick2013-02-221-52/+0
* Move the eliminateCallFramePseudoInstr method from TargetRegisterInfoEli Bendersky2013-02-211-15/+0
* [PEI] Pass the frame index operand number to the eliminateFrameIndex function.Chad Rosier2013-01-311-27/+23
* Move all of the header files which are involved in modelling the LLVM IRChandler Carruth2013-01-021-2/+2
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-7/+7
* Porting Hexagon MI Scheduler to the new API.Sergei Larin2012-09-041-0/+52
* Fix some uses of getSubRegisters() to use getSubReg() instead.Jakob Stoklund Olesen2012-05-301-1/+1
* Hexagon V5 FP Support.Sirish Pande2012-05-101-7/+14
* Revert r155365, r155366, and r155367. All three of these have regressionChandler Carruth2012-04-231-14/+7
* Hexagon V5 (floating point) support.Sirish Pande2012-04-231-7/+14
* This reverts a long string of commits to the Hexagon backend. TheseChandler Carruth2012-04-181-14/+7
* Hexagon V5 (Floating Point) Support.Sirish Pande2012-04-161-7/+14
* Reorder includes in Target backends to following coding standards. Remove som...Craig Topper2012-03-171-1/+1
* Use uint16_t to store registers in callee saved register tables to reduce siz...Craig Topper2012-03-041-4/+4
* Efficient pattern for store truncate. Patch by Evandro Menezes.Sirish Pande2012-02-221-2/+1
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-181-1/+1
* Convert assert(0) to llvm_unreachableCraig Topper2012-02-071-5/+3
* Hexagon: Remove forbidden iostream includes (it introduces static initializers)Benjamin Kramer2012-02-061-9/+8
* Clean up some Release build warnings.Benjamin Kramer2011-12-271-12/+8
* Add MCTargetDesc library to Hexagon targetTony Linthicum2011-12-151-0/+1
* Hexagon backend supportTony Linthicum2011-12-121-0/+322