aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/IA64/IA64ISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* Split ISD::LABEL into ISD::DBG_LABEL and ISD::EH_LABEL, eliminatingDan Gohman2008-07-011-1/+2
* Rename ISD::LOCATION to ISD::DBG_STOPPOINT to better reflect itsDan Gohman2008-06-301-1/+1
* Replace some std::vectors that showed up in heap profiling withDan Gohman2008-06-301-5/+2
* Wrap MVT::ValueType in a struct to get type safetyDuncan Sands2008-06-061-16/+15
* Update some comments noticed in a recent checkinNate Begeman2008-05-281-3/+8
* Fix CodeGen/Generic/2005-10-21-longlonggtu.ll on ia64.Chris Lattner2008-05-281-1/+2
* Fix 2006-04-28-Sign-extend-bool.ll for ia64.Chris Lattner2008-05-281-0/+2
* reindent.Chris Lattner2008-05-281-77/+77
* Drop ISD::MEMSET, ISD::MEMMOVE, and ISD::MEMCPY, which are not LegalDan Gohman2008-04-121-3/+0
* Default ISD::PREFETCH to expand.Evan Cheng2008-03-101-1/+0
* Give TargetLowering::getSetCCResultType() a parameter so that ISD::SETCC'sScott Michel2008-03-101-1/+4
* Implement x86 support for @llvm.prefetch. It corresponds to prefetcht{0|1|2} ...Evan Cheng2008-03-081-0/+1
* I cannot find a libgcc function for this builtin. Therefor expanding it to a...Andrew Lenharth2008-02-161-1/+2
* In TargetLowering::LowerCallTo, don't assert thatDuncan Sands2008-02-141-2/+2
* Change how FP immediates are handled. Nate Begeman2008-02-141-3/+2
* Re-apply the memory operand changes, with a fix for the staticDan Gohman2008-02-061-6/+5
* Revert 46556 and 46585. Dan please fix the PseudoSourceValue problem and re-c...Evan Cheng2008-01-311-5/+6
* Create a new class, MemOperand, for describing memory referencesDan Gohman2008-01-311-6/+5
* The last pieces needed for loading arbitraryDuncan Sands2008-01-231-2/+2
* * Introduce a new SelectionDAG::getIntPtrConstant methodChris Lattner2008-01-171-1/+2
* Rename SSARegMap -> MachineRegisterInfo in keeping with the idea Chris Lattner2007-12-311-11/+13
* Remove attribution from file headers, per discussion on llvmdev.Chris Lattner2007-12-291-2/+2
* Unify CALLSEQ_{START,END}. They take 4 parameters: the chain, two stackBill Wendling2007-11-131-3/+4
* Set ISD::FPOW to Expand.Dan Gohman2007-10-111-1/+3
* Fix PR 1681. When X86 target uses +sse -sse2,Dale Johannesen2007-09-231-0/+2
* Fold the adjust_trampoline intrinsic intoDuncan Sands2007-09-111-2/+0
* Change LegalFPImmediates to use APFloat.Dale Johannesen2007-08-301-2/+2
* Support for trampolines, except for X86 codegen which isDuncan Sands2007-07-271-0/+2
* Assert when TLS is not implemented.Lauro Ramos Venancio2007-07-111-0/+5
* Removed tabs everywhere except autogenerated & external files. Add makeAnton Korobeynikov2007-04-161-5/+5
* Refactoring of formal parameter flags. Enable properly use ofAnton Korobeynikov2007-03-071-2/+4
* Simplify lowering and selection of exception ops.Jim Laskey2007-02-221-3/+0
* Support to provide exception and selector registers.Jim Laskey2007-02-211-0/+3
* Finish off bug 680, allowing targets to custom lower frame and returnNate Begeman2007-01-291-7/+4
* Make LABEL a builtin opcode.Jim Laskey2007-01-261-1/+1
* For PR950:Reid Spencer2006-12-311-15/+17
* Change MachineInstr ctor's to take a TargetInstrDescriptor reference insteadEvan Cheng2006-11-271-4/+5
* silence warningChris Lattner2006-11-031-13/+0
* All targets expand BR_JT for now.Evan Cheng2006-10-301-1/+2
* Merge ISD::TRUNCSTORE to ISD::STORE. Switch to using StoreSDNode.Evan Cheng2006-10-131-5/+5
* Reflects ISD::LOAD / ISD::LOADX / LoadSDNode changes.Evan Cheng2006-10-091-4/+5
* Make use of getStore().Evan Cheng2006-10-051-6/+5
* Combine ISD::EXTLOAD, ISD::SEXTLOAD, ISD::ZEXTLOAD into ISD::LOADX. Add anEvan Cheng2006-10-041-9/+9
* Reflects MachineConstantPoolEntry changes.Evan Cheng2006-09-121-1/+1
* add setJumpBufSize() and setJumpBufAlignment() to target-lowering.Duraid Madina2006-09-041-0/+3
* RET_FLAG has an optional input flag, but it does not produce a flag result.Evan Cheng2006-08-161-8/+2
* Eliminate use of getNode that takes a vector.Chris Lattner2006-08-111-1/+1
* eliminate use of getNode that takes vector of operands.Chris Lattner2006-08-111-2/+4
* Change RET node to include signness information of the return values. i.e.Evan Cheng2006-05-261-1/+1
* JumpTable support! What this represents is working asm and jit support forNate Begeman2006-04-221-0/+1