aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/PowerPC/PPCISelLowering.cpp
Commit message (Expand)AuthorAgeFilesLines
* effectively back out my last change (r155190)Gabor Greif2012-04-201-2/+2
* fix obviously bogus (IMO) operand index of the load in assertsGabor Greif2012-04-201-3/+3
* Convert some uses of XXXRegisterClass to &XXXRegClass. No functional change s...Craig Topper2012-04-201-19/+19
* zap tabsGabor Greif2012-04-191-7/+7
* Always compute all the bits in ComputeMaskedBits.Rafael Espindola2012-04-041-14/+3
* Implement the SVR4 byval alignment for aggregates. Fixing a FIXME.Roman Divacky2012-04-021-1/+10
* Enable prefetch generation on PPC64.Hal Finkel2012-04-011-0/+3
* Set the default PPC node scheduling preference to ILP (for the embedded cores).Hal Finkel2012-04-011-0/+9
* Fix dynamic linking on PPC64.Hal Finkel2012-03-311-8/+15
* Remove unnecessary llvm:: qualificationsCraig Topper2012-03-271-1/+1
* Fix small-integer VAARG on SVR4 ABI PPC64.Hal Finkel2012-03-241-5/+17
* Reorder includes in Target backends to following coding standards. Remove som...Craig Topper2012-03-171-7/+7
* Convert more static tables of registers used by calling convention to uint16_...Craig Topper2012-03-111-4/+4
* Use uint16_t to store registers and opcode in static tables in the target spe...Craig Topper2012-03-111-12/+12
* Convert PowerPC to register mask operands.Roman Divacky2012-03-061-0/+6
* Re-commit r151623 with fix. Only issue special no-return calls if it's a dire...Evan Cheng2012-02-281-3/+4
* Revert r151623 "Some ARM implementaions, e.g. A-series, does return stack pre...Daniel Dunbar2012-02-281-4/+3
* Some ARM implementaions, e.g. A-series, does return stack prediction. That is,Evan Cheng2012-02-281-3/+4
* Make all pointers to TargetRegisterClass const since they are all pointers to...Craig Topper2012-02-221-1/+1
* Convert assert(0) to llvm_unreachableCraig Topper2012-02-071-2/+1
* More dead code removal (using -Wunreachable-code)David Blaikie2012-01-201-1/+0
* Remove a bunch of unused variable assignments.Benjamin Kramer2012-01-201-2/+1
* Return an ArrayRef from ShuffleVectorSDNode::getMask and push it through Code...Benjamin Kramer2012-01-151-2/+1
* Remove VectorExtras. This unused helper was written for a type of API that is...Benjamin Kramer2012-01-071-1/+0
* Initial CodeGen support for CTTZ/CTLZ where a zero input produces anChandler Carruth2011-12-131-0/+6
* Teach SelectionDAG to match more calls to libm functions onto existing SDNode...Owen Anderson2011-12-081-0/+7
* Move global variables in TargetMachine into new TargetOptions class. As an APINick Lewycky2011-12-021-10/+16
* add basic PPC register-pressure feedback; adjust the vaarg test to match the ...Hal Finkel2011-11-221-0/+2
* Remove some unnecessary includes of PseudoSourceValue.h.Jay Foad2011-11-151-1/+0
* Added invariant field to the DAG.getLoad method and changed all calls.Pete Cooper2011-11-081-21/+26
* Rename NonScalarIntSafe to something more appropriate.Lang Hames2011-10-261-2/+2
* Revert change to function alignment b/c existing logic was fineHal Finkel2011-10-171-10/+3
* Instructions for Book E PPC should be word aligned, set function alignment to...Hal Finkel2011-10-171-3/+10
* Add an implementation of the CanLowerReturn function to the PPC backendHal Finkel2011-10-141-0/+11
* Add codegen support for vector select (in the IR this means a selectDuncan Sands2011-09-061-1/+2
* Split the init.trampoline intrinsic, which currently combines GCC'sDuncan Sands2011-09-061-9/+13
* Set CR1EQ only when lowering vararg floating arguments (not any varargRoman Divacky2011-08-301-2/+6
* Expand ATOMIC_LOAD and ATOMIC_STORE for architectures I don't know well enoug...Eli Friedman2011-08-291-0/+3
* New approach to r136737: insert the necessary fences for atomic ops in platfo...Eli Friedman2011-08-031-0/+2
* Rename TargetAsmParser to MCTargetAsmParser and TargetAsmLexer to MCTargetAsm...Evan Cheng2011-07-261-1/+1
* Set PPCII::MO_DARWIN_STUB only on MacOSX < 10.5.Roman Divacky2011-07-241-2/+2
* land David Blaikie's patch to de-constify Type, with a few tweaks.Chris Lattner2011-07-181-5/+5
* Add an intrinsic and codegen support for fused multiply-accumulate. The intentCameron Zwarich2011-07-081-0/+2
* Remove accidentaly left node from previous iteration of the patch.Roman Divacky2011-07-041-3/+0
* Implement ISD::VAARG lowering on PPC32.Roman Divacky2011-06-281-5/+123
* Fix a few places where 32bit instructions/registerset were used on PPC64.Roman Divacky2011-06-171-3/+11
* PR10136: fix PPCTargetLowering::LowerCall_SVR4 so that a necessary CopyToReg ...Eli Friedman2011-06-141-7/+6
* Add a parameter to CCState so that it can access the MachineFunction.Eric Christopher2011-06-081-17/+17
* Fix wrong usages of CTR/MCTR where CTR8/MCTR8 was meant.Roman Divacky2011-06-031-1/+1
* Have LowerOperandForConstraint handle multiple character constraints.Eric Christopher2011-06-021-2/+8
generated by cgit v1.1 at 2025-11-16 04:10:17 +0000