aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/PowerPC
Commit message (Expand)AuthorAgeFilesLines
* Use uint16_t to store registers in callee saved register tables to reduce siz...Craig Topper2012-03-042-6/+6
* Re-commit r151623 with fix. Only issue special no-return calls if it's a dire...Evan Cheng2012-02-282-14/+15
* Properly MCize the section switch, removing a FIXME.Roman Divacky2012-02-281-2/+4
* Revert r151623 "Some ARM implementaions, e.g. A-series, does return stack pre...Daniel Dunbar2012-02-282-15/+14
* Some ARM implementaions, e.g. A-series, does return stack prediction. That is,Evan Cheng2012-02-282-14/+15
* Reapply r151278 with fixes.Roman Divacky2012-02-271-6/+16
* Revert r151278, breaks static linking.Hal Finkel2012-02-251-14/+6
* X11/X2 loads around indirect calls on ppc64 should not be deleted.Hal Finkel2012-02-241-2/+4
* MCize function entry label emission on PowerPC64 properly.Roman Divacky2012-02-231-6/+14
* Allow the use of an alternate symbol for calculating a function's size.Hal Finkel2012-02-221-1/+5
* Make all pointers to TargetRegisterClass const since they are all pointers to...Craig Topper2012-02-221-1/+1
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-1834-62/+62
* Move pass configuration out of pass constructors: BranchFolderPassAndrew Trick2012-02-081-6/+7
* Convert assert(0) to llvm_unreachableCraig Topper2012-02-074-8/+6
* Convert assert(0) to llvm_unreachableCraig Topper2012-02-051-0/+1
* TargetPassConfig: confine the MC configuration to TargetMachine.Andrew Trick2012-02-042-8/+5
* Added TargetPassConfig. The first little step toward configuring codegen passes.Andrew Trick2012-02-032-10/+33
* whitespaceAndrew Trick2012-02-032-9/+9
* Widen the instruction encoder that TblGen emits to a 64 bits, which should ac...Owen Anderson2012-01-242-2/+2
* More dead code removal (using -Wunreachable-code)David Blaikie2012-01-202-2/+0
* Remove a bunch of unused variable assignments.Benjamin Kramer2012-01-201-2/+1
* Ignore register mask operands when lowering instructions to MC.Jakob Stoklund Olesen2012-01-181-0/+2
* Tidy up. 80 columns.Jim Grosbach2012-01-181-13/+13
* Tidy up. MCAsmBackend naming conventions.Jim Grosbach2012-01-181-7/+7
* Cleanup PPC RLWINM8 vs RLWINMHal Finkel2012-01-161-1/+1
* Return an ArrayRef from ShuffleVectorSDNode::getMask and push it through Code...Benjamin Kramer2012-01-151-2/+1
* Remove unnecessary default cases in switches that cover all enum values.David Blaikie2012-01-101-1/+0
* Remove VectorExtras. This unused helper was written for a type of API that is...Benjamin Kramer2012-01-071-1/+0
* Cleanup stack/frame register define/kill states. This fixes two bugs:Hal Finkel2011-12-302-17/+17
* Fix an incomplete refactoring of the ppc backend. Thanks to rdivacky for repo...Rafael Espindola2011-12-222-15/+3
* Fix cmake.Rafael Espindola2011-12-221-0/+1
* Move PPC bits to lib/Target/PowerPC.Rafael Espindola2011-12-222-1/+112
* Reduce the exposure of Triple::OSType in the ELF object writer. This willRafael Espindola2011-12-211-7/+8
* Fix up the CMake build for the new files added in r146960, they'reChandler Carruth2011-12-201-0/+1
* Unweaken vtables as per http://llvm.org/docs/CodingStandards.html#ll_virtual_...David Blaikie2011-12-206-3/+32
* Ensure that the nop that should follow a bl call in PPC64 ELF actually doesHal Finkel2011-12-152-0/+14
* Initial CodeGen support for CTTZ/CTLZ where a zero input produces anChandler Carruth2011-12-131-0/+6
* LLVMBuild: Introduce a common section which currently has a list of theDaniel Dunbar2011-12-121-0/+3
* LLVMBuild: Remove trailing newline, which irked me.Daniel Dunbar2011-12-124-4/+0
* Make CR spill and restore use a reserved register. These operations cannot us...Hal Finkel2011-12-101-10/+18
* Teach SelectionDAG to match more calls to libm functions onto existing SDNode...Owen Anderson2011-12-081-0/+7
* MTCTR needs to be glued to BCTR so that CTR is not marked dead in MTCTR (anot...Hal Finkel2011-12-081-1/+1
* Add bundle aware API for querying instruction properties and switch the codeEvan Cheng2011-12-072-3/+3
* make CR spill and restore 64-bit clean (no functional change), and fix some o...Hal Finkel2011-12-076-12/+39
* make base register selection used in eliminateFrameIndex 64-bit cleanHal Finkel2011-12-071-8/+13
* set mayStore and mayLoad on CR pseudosHal Finkel2011-12-071-2/+4
* 64-bit LR8 load should use X11 not R11Hal Finkel2011-12-071-3/+3
* add RESTORE_CR and support CR unspillsHal Finkel2011-12-065-28/+89
* remove old FIXMEHal Finkel2011-12-061-1/+0
* MipsAsmBackend.cpp, PPCAsmBackend.cpp: Fix -Asserts build to appease msvc.NAKAMURA Takumi2011-12-061-0/+1