aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/R600/SIInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* Fix typoMatt Arsenault2013-10-151-1/+1
* R600: improve dump of S_WAITCNTVincent Lejeune2013-10-131-1/+3
* Fix typoMatt Arsenault2013-10-111-1/+1
* R600: Fix trunc i64 to i32 on SIMatt Arsenault2013-10-101-0/+5
* R600/SI: Define a separate MIMG instruction for each possible output value typeTom Stellard2013-10-101-25/+25
* R600/SI: expose TBUFFER_STORE_FORMAT_* for OpenGL transform feedbackTom Stellard2013-09-121-4/+25
* R600: Add support for LDS atomic subtractAaron Watry2013-09-061-0/+4
* R600: Add support for local memory atomic addTom Stellard2013-09-051-0/+4
* R600: Add support for i8 and i16 local memory loadsTom Stellard2013-08-261-0/+14
* R600: Add support for i8 and i16 local memory storesTom Stellard2013-08-261-3/+9
* SelectionDAG: Use correct pointer size when lowering function arguments v2Tom Stellard2013-08-261-5/+4
* R600/SI: Add pattern for xor of i1Michel Danzer2013-08-161-1/+3
* Revert "R600/SI: Fix incorrect encoding of DS_WRITE_B32 instructions"Tom Stellard2013-08-161-3/+3
* R600/SI: Fix incorrect encoding of DS_WRITE_B32 instructionsTom Stellard2013-08-161-3/+3
* R600: Add support for i16 and i8 global storesTom Stellard2013-08-161-12/+20
* R600/SI: Replace v1i32 type with i32 in imageload and sample intrinsicsTom Stellard2013-08-141-1/+1
* R600/SI: Convert v16i8 resource descriptors to i128Tom Stellard2013-08-141-38/+38
* R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2Tom Stellard2013-08-141-10/+0
* R600/SI: Choose the correct MOV instruction for copying immediatesTom Stellard2013-08-141-0/+10
* R600/SI: Assign a register class to the $vaddr operand for MIMG instructionsTom Stellard2013-08-141-44/+68
* R600/SI: Handle MSAA texture targetsTom Stellard2013-08-141-1/+18
* R600/SI: Allow conversion between v32i8 and v8i32Tom Stellard2013-08-141-0/+5
* R600/SI: Add pattern for fp_to_uintTom Stellard2013-08-141-1/+3
* R600/SI: Add FMA patternNiels Ole Salscheider2013-08-101-2/+6
* R600/SI: Implement fp32<->fp64 conversionsNiels Ole Salscheider2013-08-081-2/+6
* R600/SI: Implement sint<->fp64 conversionsNiels Ole Salscheider2013-08-081-2/+6
* R600: Implement TargetLowering::getVectorIdxTy()Tom Stellard2013-08-051-4/+4
* R600: Add support for 24-bit MAD instructionsTom Stellard2013-07-231-2/+6
* R600: Add support for 24-bit MUL instructionsTom Stellard2013-07-231-4/+6
* R600: Improve support for < 32-bit loadsTom Stellard2013-07-231-7/+11
* R600: Clean up extended load patternsTom Stellard2013-07-231-1/+1
* R600/SI: Fix crash with VSELECTTom Stellard2013-07-181-0/+3
* R600/SI: Add support for v2f32 loadsTom Stellard2013-07-181-0/+1
* R600/SI: Add support for v2f32 storesTom Stellard2013-07-181-0/+3
* R600/SI: Add support for 64-bit loadsTom Stellard2013-07-151-1/+7
* R600/SI: Implement select and compares for SITom Stellard2013-07-121-6/+18
* R600/SI: Add fsqrt pattern for SITom Stellard2013-07-121-2/+6
* R600/SI: Add double precision fsub pattern for SITom Stellard2013-07-121-3/+14
* R600/SI: SI support for 64bit ConstantFPTom Stellard2013-07-121-0/+7
* R600/SI: Add initial double precision support for SITom Stellard2013-07-121-1/+29
* R600/SI: Initial local memory supportMichel Danzer2013-07-101-0/+15
* R600/SI: Add pattern for the AMDGPU.barrier.local intrinsicMichel Danzer2013-07-101-1/+10
* R600/SI: Add intrinsic for retrieving the current thread IDMichel Danzer2013-07-101-2/+8
* R600/SI: Initial support for LDS/GDS instructionsMichel Danzer2013-07-101-0/+3
* R600/SI: Add intrinsics for texture sampling with user derivativesMichel Danzer2013-07-101-1/+6
* R600: Add SI load support for v[24]i32 and store for v2i32Tom Stellard2013-06-151-0/+5
* R600: Rework subtarget info and remove AMDILDevice classesTom Stellard2013-06-071-2/+2
* R600/SI: Add support for global loadsTom Stellard2013-06-031-1/+29
* R600/SI: Rework MUBUF store instructionsTom Stellard2013-06-031-1/+38
* R600/SI: Use a multiclass for MUBUF_Load_HelperTom Stellard2013-05-201-9/+7
generated by cgit v1.1 at 2025-02-09 05:06:29 +0000