aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/R600/SIInstructions.td
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master LLVM for rebase to r235153Pirama Arumuga Nainar2015-05-181-21/+22
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-091-174/+312
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-231-828/+1018
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-1235/+1526
* Update LLVM for rebase to r212749.Stephen Hines2014-07-211-270/+598
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-462/+647
* Update to LLVM 3.5a.Stephen Hines2014-04-241-115/+318
* Merging r195879:Bill Wendling2013-12-011-2/+5
* Merging r195514:Bill Wendling2013-11-251-39/+39
* R600/SI: Specify SSrc operandsMatt Arsenault2013-11-181-2/+2
* R600/SI: Match addc to S_ADD_U32.Matt Arsenault2013-11-181-0/+7
* R600/SI: Match adde/sube to S_ADDC_U32/S_SUBB_U32Matt Arsenault2013-11-181-2/+4
* R600/SI: Specify S_ADD/S_SUB set SCC and add is commutableMatt Arsenault2013-11-181-1/+13
* R600/SI: Move patterns to match add / sub to scalar instructionsMatt Arsenault2013-11-181-10/+12
* R600/SI: Specify S_ADDK/S_MULK set SCC and are commutableMatt Arsenault2013-11-141-2/+5
* R600/SI: Add support for private address space load/storeTom Stellard2013-11-131-1/+37
* R600/SI: Prefer SALU instructions for bit shift operationsTom Stellard2013-11-131-6/+29
* R600/SI: Add compute support for CI v2Tom Stellard2013-10-291-1/+1
* R600: Fix handling of vector kernel argumentsTom Stellard2013-10-231-0/+3
* R600/SI: Add support for i64 bitwise orTom Stellard2013-10-231-0/+19
* R600/SI: Use S_LOAD_DWORD instructions for v8i32 and v16i32Tom Stellard2013-10-231-0/+3
* Fix typoMatt Arsenault2013-10-151-1/+1
* R600: improve dump of S_WAITCNTVincent Lejeune2013-10-131-1/+3
* Fix typoMatt Arsenault2013-10-111-1/+1
* R600: Fix trunc i64 to i32 on SIMatt Arsenault2013-10-101-0/+5
* R600/SI: Define a separate MIMG instruction for each possible output value typeTom Stellard2013-10-101-25/+25
* R600/SI: expose TBUFFER_STORE_FORMAT_* for OpenGL transform feedbackTom Stellard2013-09-121-4/+25
* R600: Add support for LDS atomic subtractAaron Watry2013-09-061-0/+4
* R600: Add support for local memory atomic addTom Stellard2013-09-051-0/+4
* R600: Add support for i8 and i16 local memory loadsTom Stellard2013-08-261-0/+14
* R600: Add support for i8 and i16 local memory storesTom Stellard2013-08-261-3/+9
* SelectionDAG: Use correct pointer size when lowering function arguments v2Tom Stellard2013-08-261-5/+4
* R600/SI: Add pattern for xor of i1Michel Danzer2013-08-161-1/+3
* Revert "R600/SI: Fix incorrect encoding of DS_WRITE_B32 instructions"Tom Stellard2013-08-161-3/+3
* R600/SI: Fix incorrect encoding of DS_WRITE_B32 instructionsTom Stellard2013-08-161-3/+3
* R600: Add support for i16 and i8 global storesTom Stellard2013-08-161-12/+20
* R600/SI: Replace v1i32 type with i32 in imageload and sample intrinsicsTom Stellard2013-08-141-1/+1
* R600/SI: Convert v16i8 resource descriptors to i128Tom Stellard2013-08-141-38/+38
* R600/SI: Lower BUILD_VECTOR to REG_SEQUENCE v2Tom Stellard2013-08-141-10/+0
* R600/SI: Choose the correct MOV instruction for copying immediatesTom Stellard2013-08-141-0/+10
* R600/SI: Assign a register class to the $vaddr operand for MIMG instructionsTom Stellard2013-08-141-44/+68
* R600/SI: Handle MSAA texture targetsTom Stellard2013-08-141-1/+18
* R600/SI: Allow conversion between v32i8 and v8i32Tom Stellard2013-08-141-0/+5
* R600/SI: Add pattern for fp_to_uintTom Stellard2013-08-141-1/+3
* R600/SI: Add FMA patternNiels Ole Salscheider2013-08-101-2/+6
* R600/SI: Implement fp32<->fp64 conversionsNiels Ole Salscheider2013-08-081-2/+6
* R600/SI: Implement sint<->fp64 conversionsNiels Ole Salscheider2013-08-081-2/+6
* R600: Implement TargetLowering::getVectorIdxTy()Tom Stellard2013-08-051-4/+4
* R600: Add support for 24-bit MAD instructionsTom Stellard2013-07-231-2/+6
* R600: Add support for 24-bit MUL instructionsTom Stellard2013-07-231-4/+6
generated by cgit v1.1 at 2024-05-20 02:44:14 +0000