aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Sparc
Commit message (Expand)AuthorAgeFilesLines
* Add the README files to the distribution.Reid Spencer2006-04-131-0/+1
* Disable switch lowering for targets based on the selection dag isel,Nate Begeman2006-04-081-3/+0
* Foundation for call frame information.Jim Laskey2006-04-072-1/+8
* Expose base register for DwarfWriter. Refactor code accordingly.Jim Laskey2006-03-282-11/+4
* Translate llvm target registers to dwarf register numbers properly.Jim Laskey2006-03-271-1/+1
* SelectionDAGISel can now natively handle Switch instructions, in the sameNate Begeman2006-03-271-1/+9
* #include Intrinsics.h into all dag iselsChris Lattner2006-03-251-0/+1
* D'oh - should be even numbered.Jim Laskey2006-03-241-15/+15
* Add dwarf register numbering to register data.Jim Laskey2006-03-241-31/+80
* Add support to locate local variables in frames (early version.)Jim Laskey2006-03-232-0/+15
* Eliminate IntrinsicLowering from TargetMachine.Chris Lattner2006-03-232-6/+3
* Remove BRTWOWAY*Nate Begeman2006-03-171-2/+0
* Add support for 'special' llvm globals like debug info and static ctors/dtors.Chris Lattner2006-03-091-1/+6
* Copysign needs to be expanded everywhere. Note that Alpha and IA64 shouldChris Lattner2006-03-051-0/+2
* Don't print constant initializers, they may span lines now.Chris Lattner2006-02-271-2/+0
* The HasNoV9 hack isn't needed here, now that tblgen knows that CustomDAGSched...Chris Lattner2006-02-211-3/+2
* kill ADD_PARTS & SUB_PARTS and replace them with fancy new ADDC, ADDE, SUBCNate Begeman2006-02-172-41/+18
* Rework the SelectionDAG-based implementations of SimplifyDemandedBitsNate Begeman2006-02-161-13/+26
* Sparc actually *DOES* have a directive for emitting zeros. In fact, it requiresChris Lattner2006-02-151-1/+1
* Fix SingleSource/Regression/C/2004-08-12-InlinerAndAllocas.c on Sparc.Chris Lattner2006-02-151-1/+22
* Switch targets over to using SelectionDAG::getCALLSEQ_START to createChris Lattner2006-02-131-2/+1
* Use the auto-generated call matcher. Remove a broken impl of the frameaddr/r...Chris Lattner2006-02-103-61/+34
* Update to new-style flags usage, simplifying the .td fileChris Lattner2006-02-102-36/+25
* DoneChris Lattner2006-02-091-1/+0
* Enable LSR by default for SPARC: it is a clear win.Chris Lattner2006-02-091-4/+1
* Match getTargetNode() changes (now return SDNode* instead of SDOperand).Evan Cheng2006-02-091-24/+29
* add an option to turn on LSR.Chris Lattner2006-02-092-1/+62
* Adjust to MachineConstantPool interface change: instead of keeping aChris Lattner2006-02-091-1/+1
* Change Select() fromEvan Cheng2006-02-091-32/+49
* Fix the Sparc backend with Evan's recent tblgen changesChris Lattner2006-02-051-7/+7
* Use SelectRoot() as the entry to any tblgen based isel.Evan Cheng2006-02-051-1/+2
* remove V8 referenceChris Lattner2006-02-051-1/+1
* Rename SPARC V8 target to be the LLVM SPARC target.Chris Lattner2006-02-0518-538/+532
* Custom lower VAARG for the case when we are doing vaarg(double). In thisChris Lattner2006-02-041-3/+35
* Fix a nasty typo that broke functions with big stack frames.Chris Lattner2006-02-041-1/+1
* fix a bug in my last checkinChris Lattner2006-02-041-2/+2
* add a noteChris Lattner2006-02-041-0/+1
* Two changes:Chris Lattner2006-02-045-17/+24
* Teach sparc to fold loads/stores into copies.Chris Lattner2006-02-032-37/+47
* Implement isLoadFromStackSlot and isStoreToStackSlotChris Lattner2006-02-032-0/+52
* %fcc is not an alias for %fcc0Chris Lattner2006-02-021-4/+4
* correct an opcodeChris Lattner2006-02-021-2/+2
* Allow the specification of explicit alignments for constant pool entries.Evan Cheng2006-01-311-1/+2
* add a missing break that caused a lot of failures last night :(Chris Lattner2006-01-311-0/+1
* okay, one moreChris Lattner2006-01-311-0/+2
* another noteChris Lattner2006-01-311-1/+2
* More notesChris Lattner2006-01-311-1/+15
* another oneChris Lattner2006-01-311-0/+1
* add a noteChris Lattner2006-01-311-0/+29
* add conditional moves of float and double values on int/fp condition codes.Chris Lattner2006-01-311-6/+27