aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/SystemZ
Commit message (Expand)AuthorAgeFilesLines
* [SystemZ] Add long branch passRichard Sandiford2013-05-2011-34/+399
* Add LLVMContext argument to getSetCCResultTypeMatt Arsenault2013-05-181-1/+1
* Remove addFrameMove.Rafael Espindola2013-05-161-14/+11
* Fixing a 64-bit conversion warning in MSVC.Aaron Ballman2013-05-161-1/+1
* [SystemZ] Tweak register array commentRichard Sandiford2013-05-161-2/+5
* [SystemZ] Make use of SUBTRACT HALFWORDRichard Sandiford2013-05-151-0/+1
* [SystemZ] Add more future work items to the READMERichard Sandiford2013-05-151-7/+91
* [SystemZ] Add disassembler supportRichard Sandiford2013-05-1411-6/+399
* [SystemZ] Rework handling of constant PC-relative operandsRichard Sandiford2013-05-143-20/+81
* [SystemZ] Remove bogus isAsmParserOnlyRichard Sandiford2013-05-141-28/+22
* [SystemZ] Match operands to fields by name rather than by orderRichard Sandiford2013-05-143-57/+79
* [SystemZ] Match operands to fields by name rather than by orderRichard Sandiford2013-05-145-312/+326
* Remove the MachineMove class.Rafael Espindola2013-05-132-4/+7
* Change getFrameMoves to return a const reference.Rafael Espindola2013-05-111-5/+4
* Remove unused argument.Rafael Espindola2013-05-103-5/+4
* [SystemZ] Fix InitMCCodeGenInfo callRichard Sandiford2013-05-071-2/+2
* [SystemZ] Add back endUlrich Weigand2013-05-0661-0/+10762
* Remove the SystemZ backend.Dan Gohman2011-10-2437-6279/+0
* Ban rematerializable instructions with side effects.Jakob Stoklund Olesen2011-10-141-1/+1
* Build system infrastructure for multiple tblgens.Peter Collingbourne2011-10-061-6/+6
* Add codegen support for vector select (in the IR this means a selectDuncan Sands2011-09-061-0/+1
* Move TargetRegistry and TargetSelect from Target to Support where they belong.Evan Cheng2011-08-246-8/+6
* Some refactoring so TargetRegistry.h no longer has to include any filesEvan Cheng2011-08-231-0/+1
* Actually finish switching to the new system for Target sublibraryChandler Carruth2011-08-011-1/+1
* Rewrite the CMake build to use explicit dependencies between libraries,Chandler Carruth2011-07-293-0/+24
* Clean up a pile of hacks in our CMake build relating to TableGen.Chandler Carruth2011-07-262-0/+2
* createXXXMCCodeGenInfo should be static.Evan Cheng2011-07-231-2/+2
* Combine all MC initialization routines into one. e.g. InitializeX86MCAsmInfo,Evan Cheng2011-07-221-20/+17
* - Move CodeModel from a TargetMachine global option to MCCodeGenInfo.Evan Cheng2011-07-203-7/+9
* Introduce MCCodeGenInfo, which keeps information that can affect codegenEvan Cheng2011-07-193-9/+19
* Sink getDwarfRegNum, getLLVMRegNum, getSEHRegNum from TargetRegisterInfo downEvan Cheng2011-07-183-20/+12
* Move some parts of TargetAsmInfo down to MCAsmInfo. This is not the greatestEvan Cheng2011-07-151-0/+2
* Major update to CMake build to reflect changes in r135219 in theChandler Carruth2011-07-152-2/+7
* Rename createAsmInfo to createMCAsmInfo and move registration code to MCTarge...Evan Cheng2011-07-144-5/+9
* Next round of MC refactoring. This patch factor MC table instantiations, MCEvan Cheng2011-07-1410-40/+110
* - Eliminate MCCodeEmitter's dependency on TargetMachine. It now uses MCInstrInfoEvan Cheng2011-07-112-1/+13
* Change createAsmParser to take a MCSubtargetInfo instead of triple,Evan Cheng2011-07-091-0/+13
* Add an intrinsic and codegen support for fused multiply-accumulate. The intentCameron Zwarich2011-07-081-0/+2
* Eliminate asm parser's dependency on TargetMachine:Evan Cheng2011-07-082-2/+3
* Compute feature bits at time of MCSubtargetInfo initialization.Evan Cheng2011-07-072-3/+4
* Rename XXXGenSubtarget.inc to XXXGenSubtargetInfo.inc for consistency.Evan Cheng2011-07-014-5/+5
* Rename TargetSubtarget to TargetSubtargetInfo for consistency.Evan Cheng2011-07-012-3/+3
* - Added MCSubtargetInfo to capture subtarget features and schedulingEvan Cheng2011-07-012-4/+10
* Hide the call to InitMCInstrInfo into tblgen generated ctor.Evan Cheng2011-07-012-3/+6
* Fix the ridiculous SubtargetFeatures API where it implicitly expects CPU name toEvan Cheng2011-06-304-7/+11
* Move CallFrameSetupOpcode and CallFrameDestroyOpcode to TargetInstrInfo.Evan Cheng2011-06-282-3/+3
* Hide more details in tablegen generated MCRegisterInfo ctor function.Evan Cheng2011-06-281-2/+1
* Merge XXXGenRegisterNames.inc into XXXGenRegisterInfo.incEvan Cheng2011-06-284-6/+9
* - Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo andEvan Cheng2011-06-283-12/+12
* Merge XXXGenRegisterDesc.inc XXXGenRegisterNames.inc XXXGenRegisterInfo.h.incEvan Cheng2011-06-275-9/+10