aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp
Commit message (Expand)AuthorAgeFilesLines
* AVX-512: Added masked SHIFT commands, more encoding testsElena Demikhovsky2013-08-221-5/+6
* Synchronize VEX JIT encoding code with the MCJIT version. Fix a bug in the MC...Craig Topper2013-08-211-1/+1
* EVEX and compressed displacement encoding for AVX512Elena Demikhovsky2013-08-011-47/+268
* Use pointers to the MCAsmInfo and MCRegInfo.Bill Wendling2013-06-181-1/+1
* Fix section relocation for SECTIONREL32 with immediate offset.Rafael Espindola2013-04-251-2/+15
* Add CLAC/STAC instruction encoding/decoding supportMichael Liao2013-04-111-6/+9
* In the X86 back end, getMemoryOperandNo() returns the offsetPreston Gurd2013-04-101-11/+1
* x86 -- add the XTEST instructionDave Zarzycki2013-03-251-10/+8
* Add X86 code emitter support AVX encoded MRMDestReg instructions.Craig Topper2013-03-161-4/+15
* Fix a bug in the calculation of the VEX.B bit for FMA4 rr with the VEX.W bit ...Craig Topper2013-03-141-0/+8
* Add support of RTM from TSX extensionMichael Liao2012-11-081-7/+8
* Add register encoding support in X86 backendMichael Liao2012-10-041-4/+5
* Remove code for setting the VEX L-bit as a function of operand size from the ...Craig Topper2012-09-191-9/+0
* Use LLVM_DELETED_FUNCTION in place of 'DO NOT IMPLEMENT' comments.Craig Topper2012-09-151-2/+2
* Update GATHER instructions to support 2 read-write operands. Patch from mysel...Craig Topper2012-07-121-5/+14
* X86: add GATHER intrinsics (AVX2) in LLVMManman Ren2012-06-261-1/+6
* Added FMA3 Intel instructions.Elena Demikhovsky2012-05-311-2/+6
* Add intrinsics, code gen, assembler and disassembler support for the SSE4a ex...Benjamin Kramer2012-05-291-2/+3
* Tidy up some spacing and inconsistent use of pre/post increment. No functiona...Craig Topper2012-05-191-15/+15
* Allow MCCodeEmitter access to the target MCRegisterInfo.Jim Grosbach2012-05-151-0/+1
* Put Is64BitMemOperand into !defined(NDEBUG) for now.Joerg Sonnenberger2012-03-211-0/+2
* Fix generation of the address size override prefix. Add assertions forJoerg Sonnenberger2012-03-211-5/+51
* Add vmfunc instruction to X86 assembler and disassembler.Craig Topper2012-02-191-6/+8
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-181-1/+1
* Add X86 assembler and disassembler support for AMD SVM instructions. Original...Craig Topper2012-02-181-46/+36
* Add support for implicit TLS model used with MS VC runtime.Anton Korobeynikov2012-02-111-0/+6
* Convert assert(0) to llvm_unreachable in X86 Target directory.Craig Topper2012-02-051-9/+9
* Keep source location information for X86 MCFixup's.Jim Grosbach2012-01-271-18/+20
* Separate the concept of having memory access in operand 4 from the concept of...Craig Topper2011-12-301-15/+8
* XOP encoding bits and logic.Jan Sjödin2011-12-121-4/+28
* Handle expressions of the form _GLOBAL_OFFSET_TABLE_-symbol the same way gasRafael Espindola2011-12-101-12/+28
* Src2 and src3 were accidentally swapped for the FMA4 rr patterns. Undo this a...Jan Sjödin2011-12-081-11/+8
* This patch contains support for encoding FMA4 instructions andBruno Cardoso Lopes2011-11-251-5/+29
* Add X86 RORX instructionCraig Topper2011-10-231-0/+9
* Add X86 PEXTR and PDEP instructions.Craig Topper2011-10-161-3/+12
* Add X86 BZHI instruction as well as BMI2 feature detection.Craig Topper2011-10-161-29/+13
* Add X86 BEXTR instruction. This instruction uses VEX.vvvv to encode Operand 3...Craig Topper2011-10-161-5/+26
* Add support for X86 blsr, blsmsk, and blsi instructions. Required extra work ...Craig Topper2011-10-151-14/+18
* Tidy up a bit more, fix tab and remove trailing whitespacesBruno Cardoso Lopes2011-09-201-9/+5
* Tidy up code!Bruno Cardoso Lopes2011-09-201-6/+5
* Re-write part of VEX encoding logic, to be more easy to read! Also fixBruno Cardoso Lopes2011-08-191-58/+82
* Fix PR10677. Initial patch and idea by Peter Cooper but I've changed theBruno Cardoso Lopes2011-08-191-3/+8
* Emit an error is asm parser parsed X86_64 only registers, e.g. %rax, %sil.Evan Cheng2011-07-271-5/+0
* Explicitly cast narrowing conversions inside {}s that will become errors inJeffrey Yasskin2011-07-271-1/+1
* More refactoring.Evan Cheng2011-07-251-0/+1055