aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86/X86ISelLowering.h
Commit message (Expand)AuthorAgeFilesLines
* Added support for _mm_move_ss and _mm_move_sd.Evan Cheng2006-04-111-0/+4
* - movlp{s|d} and movhp{s|d} support.Evan Cheng2006-04-061-0/+8
* Support for comi / ucomi intrinsics.Evan Cheng2006-04-051-1/+1
* Handle canonical form of e.g.Evan Cheng2006-04-051-0/+5
* Use a X86 target specific node X86ISD::PINSRW instead of a mal-formedEvan Cheng2006-03-311-1/+5
* Add support to use pextrw and pinsrw to extract and insert a word elementEvan Cheng2006-03-311-0/+4
* - Added some SSE2 128-bit packed integer ops.Evan Cheng2006-03-291-0/+18
* * Prefer using operation of matching types. e.g unpcklpd rather than movlhps.Evan Cheng2006-03-281-0/+4
* - Clean up / consoladate various shuffle masks.Evan Cheng2006-03-281-9/+4
* Model unpack lower and interleave as vector_shuffle so we can lower theEvan Cheng2006-03-281-4/+4
* Remove X86:isZeroVector, use ISD::isBuildVectorAllZeros instead; some fixes /...Evan Cheng2006-03-261-4/+0
* Build arbitrary vector with more than 2 distinct scalar elements with aEvan Cheng2006-03-251-0/+4
* Support for scalar to vector with zero extension.Evan Cheng2006-03-241-6/+8
* Handle BUILD_VECTOR with all zero elements.Evan Cheng2006-03-241-0/+3
* More efficient v2f64 shuffle using movlhps, movhlps, unpckhpd, and unpcklpd.Evan Cheng2006-03-241-0/+13
* Handle more shuffle cases with SHUFP* instructions.Evan Cheng2006-03-241-4/+4
* Added a ValueType operand to isShuffleMaskLegal(). For now, x86 will not doEvan Cheng2006-03-221-1/+1
* - Implement X86ISelLowering::isShuffleMaskLegal(). We currently only supportEvan Cheng2006-03-221-0/+9
* - VECTOR_SHUFFLE of v4i32 / v4f32 with undef second vector always matchesEvan Cheng2006-03-221-7/+8
* Some splat and shuffle support.Evan Cheng2006-03-221-0/+18
* - Use movaps to store 128-bit vector integers.Evan Cheng2006-03-211-0/+4
* Added getTargetLowering() to TargetMachine. Refactored targets to support this.Evan Cheng2006-03-131-0/+6
* - Clean up the lowering and selection code of ConstantPool, GlobalAddress,Evan Cheng2006-02-231-3/+3
* PIC related bug fixes.Evan Cheng2006-02-231-0/+4
* split register class handling from explicit physreg handling.Chris Lattner2006-02-221-2/+2
* Updates to match change of getRegForInlineAsmConstraint prototypeChris Lattner2006-02-211-1/+2
* x86 / Darwin PIC support.Evan Cheng2006-02-181-0/+4
* kill ADD_PARTS & SUB_PARTS and replace them with fancy new ADDC, ADDE, SUBCNate Begeman2006-02-171-10/+0
* Rework the SelectionDAG-based implementations of SimplifyDemandedBitsNate Begeman2006-02-161-6/+9
* Separate FILD and FILD_FLAG, the later is only used for SSE2. It produces aEvan Cheng2006-02-041-4/+6
* - Allow XMM load (for scalar use) to be folded into ANDP* and XORP*.Evan Cheng2006-01-311-0/+8
* * Fix 80-column violationsChris Lattner2006-01-311-0/+2
* Added custom lowering of fabsEvan Cheng2006-01-311-0/+4
* Always use FP stack instructions to perform i64 to f64 as well as f64 to i64Evan Cheng2006-01-301-1/+1
* Move MaskedValueIsZero from the DAGCombiner to the TargetLowering interface,m...Chris Lattner2006-01-301-2/+1
* adjust prototypeChris Lattner2006-01-301-1/+2
* Remove TLI.LowerReturnTo, and just let targets custom lower ISD::RET forNate Begeman2006-01-271-3/+0
* x86 CPU detection and proper subtarget supportEvan Cheng2006-01-271-0/+8
* First part of bug 680:Nate Begeman2006-01-251-6/+0
* Fix sint_to_fp (fild*) support.Evan Cheng2006-01-121-6/+6
* Support for MEMCPY and MEMSET.Evan Cheng2006-01-111-2/+8
* SSE cmov support.Evan Cheng2006-01-111-0/+3
* Support for ADD_PARTS, SUB_PARTS, SHL_PARTS, SHR_PARTS, and SRA_PARTS.Evan Cheng2006-01-091-5/+16
* * Fast call support.Evan Cheng2006-01-061-1/+27
* DAG based isel call support.Evan Cheng2006-01-051-0/+11
* More X86 floating point patterns.Evan Cheng2005-12-231-2/+2
* * Fix a GlobalAddress lowering bug.Evan Cheng2005-12-211-0/+6
* * Added support for X86 RET with an additional operand to specify number ofEvan Cheng2005-12-211-3/+14
* * Added lowering hook for external weak global address. It inserts a loadEvan Cheng2005-12-211-0/+17
* Added a hook to print out names of target specific DAG nodes.Evan Cheng2005-12-201-0/+4