aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86/X86Instr64bit.td
Commit message (Expand)AuthorAgeFilesLines
* Split the ATOMIC NodeType's to include the size, e.g.Dale Johannesen2008-08-281-8/+8
* Reinstate the x86-64 portion of r55190. When doing extloads intoDan Gohman2008-08-271-9/+8
* Fix asm printing of MOVSDto64mr and MOV64toSDrm.Evan Cheng2008-08-251-2/+2
* Reverting r55190, r55191, and r55192. They broke the build with this error me...Bill Wendling2008-08-221-3/+9
* Anyext tweaks for x86. When extloading a value to i32 or i64, chooseDan Gohman2008-08-221-9/+3
* Move the handling of ANY_EXTEND, SIGN_EXTEND_INREG, and TRUNCATEDan Gohman2008-08-201-16/+60
* Add remaining 64-bit atomic patterns for x86-64.Dale Johannesen2008-08-201-0/+28
* Revert r55018 and apply the correct "fix" for the 64-bit sub_and_fetch atomic.Bill Wendling2008-08-201-7/+0
* Add support for the __sync_sub_and_fetch atomics and friends for X86. The codeBill Wendling2008-08-191-3/+10
* Add support for 8 and 16 bit forms of __syncDale Johannesen2008-08-191-2/+2
* Re-enable elimination of unnecessary SUBREG_TO_REG instructions inDan Gohman2008-08-071-8/+15
* Re-introduce the 8-bit subreg zext-inreg patterns for x86-32,Dan Gohman2008-08-061-6/+0
* xchg does not modify FLAGS.Dan Gohman2008-08-061-1/+2
* Reapply r54147 with a constraint to only use the 8-bitDan Gohman2008-07-301-15/+39
* Revert 54147.Dan Gohman2008-07-291-6/+0
* Add x86 isel patterns to match what would be a ZERO_EXTEND_INREG operation,Dan Gohman2008-07-281-0/+6
* Added MemOperands to Atomic operations since Atomics touches memory.Mon P Wang2008-06-251-1/+1
* Enable two-address remat by default.Evan Cheng2008-06-251-1/+1
* Add the "AsCheapAsAMove" flag to some 64-bit xor instructions.Bill Wendling2008-05-301-2/+3
* Add patterns for CALL32m and CALL64m. They aren't matched in mostDan Gohman2008-05-291-1/+1
* Fix 80col violationAnton Korobeynikov2008-05-051-1/+1
* Add General Dynamic TLS model for X86-64. Some parts looks really ugly (look ...Anton Korobeynikov2008-05-041-0/+7
* Also LXCHG64 -> XCHG64rm.Evan Cheng2008-04-191-3/+3
* - Fix atomic operation JIT encoding.Evan Cheng2008-04-181-12/+3
* Allow certain lea instructions to be rematerialized.Evan Cheng2008-03-271-0/+1
* Don't loose incoming argument registers. Fix documentation style.Arnold Schwaighofer2008-03-191-2/+2
* Make insert_subreg a two-address instruction, vastly simplifying LowerSubregs...Christopher Lamb2008-03-161-14/+14
* Replace all target specific implicit def instructions with a target independe...Evan Cheng2008-03-151-5/+0
* Fix a number of encoding bugs. SSE 4.1 instructions MPSADBWrri, PINSRDrr, etc...Evan Cheng2008-03-141-4/+4
* Get rid of a pseudo instruction and replace it with subreg based operation on...Christopher Lamb2008-03-131-19/+24
* Revert 48125, 48126, and 48130 for now to unbreak some x86-64 tests.Evan Cheng2008-03-101-5/+6
* Allow insert_subreg into implicit, target-specific values. Christopher Lamb2008-03-101-6/+5
* x86-64 atomicsAndrew Lenharth2008-03-041-0/+31
* Compile x86-64-and-mask.ll into:Chris Lattner2008-02-271-0/+13
* SSE4.1 64b integer insert/extract pattern supportNate Begeman2008-02-121-5/+38
* Fix a x86-64 codegen deficiency. Allow gv + offset when using rip addressing ...Evan Cheng2008-02-071-4/+4
* SSE 4.1 Intrinsics and detectionNate Begeman2008-02-031-0/+10
* Work in progress. This patch *fixes* x86-64 calls which are modelled as Struc...Evan Cheng2008-01-291-1/+1
* The last pieces needed for loading arbitraryDuncan Sands2008-01-231-3/+1
* remove xchg and shift-reg-by-1 instructions, which are dead.Chris Lattner2008-01-111-14/+2
* Rename Int_CVTSI642SSr* to Int_CVTSI2SS64r* for naming consistency and remove...Evan Cheng2008-01-111-26/+16
* more flags set rightChris Lattner2008-01-111-0/+1
* Start inferring side effect information more aggressively, and fix many bugs ...Chris Lattner2008-01-101-15/+30
* rename X86InstrX86-64.td -> X86Instr64bit.tdChris Lattner2008-01-101-0/+1276