aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86/X86InstrSSE.td
Commit message (Expand)AuthorAgeFilesLines
* Rename instructions for consistency sake.Evan Cheng2006-05-311-82/+82
* Select vector_shuffle v1, undef <2, 3, ?, ?> to MOVHLPS.Evan Cheng2006-05-311-0/+8
* MAXP{D|S} and MINP{D|S} are commutable.Evan Cheng2006-05-301-18/+24
* Commute shufps / shufpd.Evan Cheng2006-05-301-1/+2
* Allow shufps x, x, mask to be converted to pshufd x, mask to save a move.Evan Cheng2006-05-301-0/+1
* X86 integer register classes naming changes. Make them consistent with FP, ve...Evan Cheng2006-05-161-57/+57
* Teach the code generator to use cvtss2sd as extload f32 -> f64Chris Lattner2006-05-051-1/+1
* Use movsd to shuffle in the lowest two elements of a v4f32 / v4i32 vector whenEvan Cheng2006-05-031-0/+8
* Fix a typo.Evan Cheng2006-04-251-1/+1
* Explicitly specify result type for def : Pat<> patterns (if it produces a vectorEvan Cheng2006-04-251-45/+47
* Added X86 SSE2 intrinsics which can be represented as vector_shuffles. This isEvan Cheng2006-04-241-12/+44
* Some missing movlps, movhps, movlpd, and movhpd patterns.Evan Cheng2006-04-241-6/+14
* Now generating perfect (I think) code for "vector set" with a single non-zeroEvan Cheng2006-04-211-28/+43
* Prefer {p}unpack* and mov*dup over {p}shuf* as well.Evan Cheng2006-04-191-3/+13
* - Renamed AddedCost to AddedComplexity.Evan Cheng2006-04-191-11/+18
* More mov{h|l}p{d|s} patterns.Evan Cheng2006-04-191-21/+26
* - More mov{h|l}ps patterns.Evan Cheng2006-04-191-2/+25
* - PEXTRW cannot take a memory location as its first source operand.Evan Cheng2006-04-181-7/+0
* Name change for clarity sakeEvan Cheng2006-04-181-9/+9
* Name change for clarity sakeEvan Cheng2006-04-181-4/+4
* Left a pattern outEvan Cheng2006-04-181-0/+4
* Fixed an encoding bug: movd from XMM to R32.Evan Cheng2006-04-181-1/+1
* Use movss to insert_vector_elt(v, s, 0).Evan Cheng2006-04-171-0/+5
* Encoding bugEvan Cheng2006-04-171-1/+1
* Errors in patterns preventing load foldingEvan Cheng2006-04-171-16/+16
* movduprm, movshduprm bugsEvan Cheng2006-04-161-4/+5
* Encoding bugsEvan Cheng2006-04-161-2/+2
* More encoding bugsEvan Cheng2006-04-151-8/+8
* pslldrm, psrawrm, etc. encoding bugEvan Cheng2006-04-151-8/+8
* hsubp{s|d} encoding bugEvan Cheng2006-04-151-4/+4
* Silly bugEvan Cheng2006-04-151-1/+1
* Some clean upEvan Cheng2006-04-141-78/+81
* Last few SSE3 intrinsics.Evan Cheng2006-04-141-30/+124
* Misc. SSE2 intrinsics: clflush, lfench, mfenceEvan Cheng2006-04-141-2/+11
* pcmpeq* and pcmpgt* intrinsics.Evan Cheng2006-04-141-2/+68
* psll*, psrl*, and psra* intrinsics.Evan Cheng2006-04-141-1/+99
* Doh. PANDrm, etc. are not commutable.Evan Cheng2006-04-131-9/+7
* psad, pmax, pmin intrinsics.Evan Cheng2006-04-131-1/+54
* Various SSE2 packed integer intrinsics: pmulhuw, pavgw, etc.Evan Cheng2006-04-131-4/+71
* padds{b|w}, paddus{b|w}, psubs{b|w}, psubus{b|w} intrinsics.Evan Cheng2006-04-131-8/+78
* Naming inconsistency.Evan Cheng2006-04-131-1/+1
* SSE / SSE2 conversion intrinsics.Evan Cheng2006-04-121-32/+76
* All "integer" logical ops (pand, por, pxor) are now promoted to v2i64.Evan Cheng2006-04-121-130/+40
* Promote v4i32, v8i16, v16i8 load to v2i64 load.Evan Cheng2006-04-121-53/+38
* Various SSE2 conversion intrinsicsEvan Cheng2006-04-121-39/+94
* Added __builtin_ia32_storelv4si, __builtin_ia32_movqv4si,Evan Cheng2006-04-111-2/+21
* gcc lower SSE prefetch into generic prefetch intrinsic. Need to add supportEvan Cheng2006-04-111-8/+4
* Misc. intrinsics.Evan Cheng2006-04-111-13/+13
* movnt* and maskmovdqu intrinsicsEvan Cheng2006-04-111-16/+19
* Added support for _mm_move_ss and _mm_move_sd.Evan Cheng2006-04-111-0/+15
generated by cgit v1.1 at 2025-01-30 20:03:37 +0000