aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86/X86RegisterInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Change MachineInstr ctor's to take a TargetInstrDescriptor reference insteadEvan Cheng2006-11-271-23/+23
* Hopefully a good crack at making debugging work on intel -disable-fp-elim.Jim Laskey2006-11-171-1/+3
* Correct instructions for moving data between GR64 and SSE registers; also cor...Evan Cheng2006-11-161-1/+2
* Properly transfer kill / dead info.Evan Cheng2006-11-151-7/+14
* Matches MachineInstr changes.Evan Cheng2006-11-131-20/+21
* Fix a potential bug.Evan Cheng2006-11-101-1/+1
* Add implicit def / use operands to MachineInstr.Evan Cheng2006-11-101-1/+1
* Use TargetInstrInfo::getNumOperands() instead of MachineInstr::getNumOperands...Evan Cheng2006-11-101-8/+12
* Remove M_2_ADDR_FLAG.Evan Cheng2006-11-091-3/+4
* Dead code.Evan Cheng2006-11-031-4/+0
* Delete dead code; fix 80 col violations.Evan Cheng2006-09-221-3/+0
* Added some eye-candy for Subtarget type checkingAnton Korobeynikov2006-09-171-2/+2
* Fixed a FuseTwoAddrInst() bug: consider GlobalAddress and JumpTableIndexEvan Cheng2006-09-081-6/+11
* Committing X86-64 support.Evan Cheng2006-09-081-73/+315
* Some notes on better load folding we could doChris Lattner2006-09-071-0/+2
* Fix a few dejagnu failures. e.g. fast-cc-merge-stack-adj.llEvan Cheng2006-09-051-2/+2
* Completely eliminate def&use operands. Now a register operand is EITHER aChris Lattner2006-09-051-2/+2
* Fix a long-standing wart in the code generator: two-address instruction loweringChris Lattner2006-09-051-482/+468
* Constify some methods. Patch provided by Anton Vayvod, thanks!Chris Lattner2006-08-171-1/+1
* Missing a space.Evan Cheng2006-07-201-1/+1
* Tidy up a few things.Jim Laskey2006-07-191-20/+36
* Reduce size of routine. Shrinks .o by 37%.Jim Laskey2006-07-191-421/+489
* Add shift and rotate by 1 instructions / patterns.Evan Cheng2006-06-291-0/+15
* Cygwin support: use _alloca to allocate stack if > 4k. Patch by Anton Korobey...Evan Cheng2006-06-131-4/+21
* Added X86FunctionInfo subclass of MachineFunction to record whether theEvan Cheng2006-06-061-7/+3
* Cygwin support. Patch by Anton Korobeynikov!Evan Cheng2006-06-021-2/+21
* Rename instructions for consistency sake.Evan Cheng2006-05-311-10/+20
* getCalleeSaveRegs and getCalleeSaveRegClasses are no long TableGen'd.Evan Cheng2006-05-181-0/+16
* X86 integer register classes naming changes. Make them consistent with FP, ve...Evan Cheng2006-05-161-15/+15
* More coverity fixesChris Lattner2006-05-121-1/+0
* Fixing truncate. Previously we were emitting truncate from r16 to r8 asEvan Cheng2006-05-081-6/+18
* Better implementation of truncate. ISel matches it to a pseudo instructionEvan Cheng2006-05-051-0/+76
* Remove and simplify some more machineinstr/machineoperand stuff.Chris Lattner2006-05-041-9/+9
* Move some methods out of MachineInstr into MachineOperandChris Lattner2006-05-041-2/+2
* There shalt be only one "immediate" operand type!Chris Lattner2006-05-041-1/+1
* Remove a bunch more SparcV9 specific stuffChris Lattner2006-05-041-1/+1
* Use movaps instead of movapd for spill / restore.Evan Cheng2006-04-281-2/+2
* MakeMIInst() should handle jump table index operands.Evan Cheng2006-04-241-0/+3
* - PEXTRW cannot take a memory location as its first source operand.Evan Cheng2006-04-181-2/+1
* SHUFP{S|D}, PSHUF* encoding bugs. Left out the mask immediate operand.Evan Cheng2006-04-181-5/+5
* Encoding bug: CMPPSrmi, CMPPDrmi dropped operand 2 (condtion immediate).Evan Cheng2006-04-181-2/+2
* Incorrect foldMemoryOperand entriesEvan Cheng2006-04-171-12/+6
* Can't fold loads into alias vector SSE ops used for scalar operation. The loadEvan Cheng2006-04-161-8/+0
* Added SSE (and other) entries to foldMemoryOperand().Evan Cheng2006-04-141-19/+155
* We were not adjusting the frame size to ensure proper alignment when alloca /Evan Cheng2006-04-141-30/+23
* Use movaps to do VR128 reg-to-reg copies for now. It's shorter and available ...Evan Cheng2006-04-101-1/+1
* Foundation for call frame information.Jim Laskey2006-04-071-1/+5
* Minor fixes + naming changes.Evan Cheng2006-04-041-2/+2
* Expose base register for DwarfWriter. Refactor code accordingly.Jim Laskey2006-03-281-9/+2
* Translate llvm target registers to dwarf register numbers properly.Jim Laskey2006-03-271-1/+1