aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86
Commit message (Expand)AuthorAgeFilesLines
* Put Is64BitMemOperand into !defined(NDEBUG) for now.Joerg Sonnenberger2012-03-211-0/+2
* Use a signed value for this enum to avoid spuriuos warnings from gcc.Benjamin Kramer2012-03-212-2/+2
* Fix generation of the address size override prefix. Add assertions forJoerg Sonnenberger2012-03-211-5/+51
* Spacing fixes and using 'unsigned' instead of 'int' to index to select shuffl...Craig Topper2012-03-211-28/+29
* [avx] Add patterns for combining vextractf128 + vmovaps/vmovups/vmobdqu toChad Rosier2012-03-201-0/+17
* [avx] Add the AddedComplexity to the VINSERTI128 avx2 patterns to giveChad Rosier2012-03-201-1/+1
* Whitespace.Chad Rosier2012-03-201-1/+1
* [avx] Move the vextractf128 patterns closer to the vextractf128 def. RemoveChad Rosier2012-03-201-28/+26
* [avx] Adjust the VINSERTF128rm pattern to allow for unaligned loads.Chad Rosier2012-03-201-3/+3
* Remove code that prevented lowering shuffles if they are used by load and the...Craig Topper2012-03-201-92/+111
* Factor out target shuffle mask decoding from getShuffleScalarElt and use a Sm...Craig Topper2012-03-204-96/+95
* This patch adds X86 instruction itineraries for non-pseudo opcodes inPreston Gurd2012-03-193-51/+82
* Add a note for -ffast-math optimization of vector norm.Benjamin Kramer2012-03-191-0/+19
* isCommutedMOVLMask should only look at 128-bit vectors to match isMOVLMask.Craig Topper2012-03-181-0/+2
* Reorder includes in Target backends to following coding standards. Remove som...Craig Topper2012-03-1714-20/+12
* [avx] Add patterns for VINSERTF128rm.Chad Rosier2012-03-151-0/+13
* Change the X86 assembler to not require a segment register on stringKevin Enderby2012-03-131-4/+5
* Added a missing error check for X86 assembly with mismatched base and indexKevin Enderby2012-03-121-0/+19
* Convert more static tables of registers used by calling convention to uint16_...Craig Topper2012-03-112-6/+6
* *fix typo in comment; test of commit accessKay Tiong Khoo2012-03-101-1/+1
* C files in llvm still have to be C89 compliant, remove C++-style comments.Benjamin Kramer2012-03-101-4/+6
* Fix disasm of iret, sysexit, and sysret when displayed with Intel syntax.Bill Wendling2012-03-101-5/+5
* Add the missing call to Error when a bad X86 scale expression is parsed.Kevin Enderby2012-03-091-1/+3
* Fix the x86 disassembler to at least print the lock prefix if it is the firstKevin Enderby2012-03-091-0/+7
* Use uint16_t to store opcodes in static tables in X86 backend.Craig Topper2012-03-093-24/+30
* Fix a regression from r147481.Chad Rosier2012-03-092-1/+8
* Fix the operand ordering on aliases for shld and shrd. PR12173, part 2.Eli Friedman2012-03-061-13/+13
* Make MCRegisterInfo available to the the MCInstPrinter.Jim Grosbach2012-03-054-10/+8
* Address Evan's comments for r151877.Chad Rosier2012-03-051-7/+6
* Make aliases for shld and shrd match gas. PR12173.Eli Friedman2012-03-051-14/+14
* Use uint16_t to store register overlaps to reduce static data.Craig Topper2012-03-042-8/+8
* Use uint16_t to store registers in callee saved register tables to reduce siz...Craig Topper2012-03-042-2/+2
* Use uint8_t instead of enums to store values in X86 disassembler table. Shave...Craig Topper2012-03-042-4/+4
* Prevent obscure and incorrect tail-call optimization.Chad Rosier2012-03-021-0/+5
* Minimal changes for LLVM to compile under VS11.Michael J. Spencer2012-03-011-0/+4
* Added annotations for x86 pc relative loads to llvm's 'C' disassembler.Kevin Enderby2012-02-291-0/+24
* Intel Atom instruction itineraries for mov sign extension and mov zero extens...Andrew Trick2012-02-293-32/+68
* Make MemoryObject accessor members const againDerek Schuff2012-02-292-2/+2
* Re-commit r151623 with fix. Only issue special no-return calls if it's a dire...Evan Cheng2012-02-283-4/+5
* Revert r151623 "Some ARM implementaions, e.g. A-series, does return stack pre...Daniel Dunbar2012-02-283-5/+4
* Some ARM implementaions, e.g. A-series, does return stack prediction. That is,Evan Cheng2012-02-283-4/+5
* This patch adds instruction latencies for the SSE instructionsPreston Gurd2012-02-273-728/+1697
* Add q suffix aliases for the fistp and fisttp mnemonics.Chad Rosier2012-02-271-0/+2
* X86 disassembler support for jcxz, jecxz, and jrcxz. Fixes PR11643. Patch by ...Craig Topper2012-02-273-3/+9
* Target/X86: Fix assertion failures and warnings caused by r151382 _ftol2 lowe...NAKAMURA Takumi2012-02-253-12/+20
* Add WIN_FTOL_* psudo-instructions to model the unique calling conventionMichael J. Spencer2012-02-245-32/+131
* Turn avx insert intrinsic calls into INSERT_SUBVECTOR DAG nodes and remove du...Pete Cooper2012-02-241-9/+0
* Updated the llvm-mc disassembler C API to support for the X86 target.Kevin Enderby2012-02-236-30/+205
* Properly emit _fltused with FastISel. Refactor to share code with SDAG.Michael J. Spencer2012-02-221-1/+1
* Remove extra semi-colons.Chad Rosier2012-02-221-1/+1