aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86
Commit message (Expand)AuthorAgeFilesLines
* Fix typo noticed by Lauro Ramos Venancio, thanks!Chris Lattner2006-12-051-1/+1
* JIT large code model support.Evan Cheng2006-12-051-7/+13
* Asm printing bug.Evan Cheng2006-12-051-6/+4
* - Fix X86-64 JIT by temporarily disabling code that treats GV address as 32-bitEvan Cheng2006-12-057-129/+126
* UpdateEvan Cheng2006-12-051-0/+10
* Add support for 64-bit 'r' constraint. Patch by by Rafael ~Avila de Espín...Chris Lattner2006-12-041-0/+5
* Non-darwin gcc should default to static relocation to match gcc.Evan Cheng2006-12-041-1/+1
* Match TargetInstrInfo changes.Evan Cheng2006-12-013-4/+6
* convertToThreeAddress() is now responsible for updating live info as well as ...Evan Cheng2006-12-011-8/+16
* Add weak reference directive.Evan Cheng2006-12-012-6/+4
* Fix 2005-05-08-FPStackifierPHI.ll failure.Evan Cheng2006-12-011-26/+7
* A initialized global variable cannot be extern weak. However, if a global val...Evan Cheng2006-12-011-11/+6
* Minor code clean up.Evan Cheng2006-12-012-4/+2
* Fix indentation.Evan Cheng2006-12-011-2/+1
* Darwin X86 external weak linkage support.Evan Cheng2006-12-011-5/+3
* Introducing external weak linkage. Darwin codegen should be added later.Anton Korobeynikov2006-12-013-3/+39
* Factor out GVRequiresExtraLoad() from .h to .cppAnton Korobeynikov2006-11-302-13/+19
* - Use a different wrapper node for RIP-relative GV, etc.Evan Cheng2006-11-305-62/+81
* MachineInstr::setOpcode -> MachineInstr::setInstrDescriptorEvan Cheng2006-11-301-31/+33
* In PIC mode, GV not requiring an extra load can be used as address immediate.Evan Cheng2006-11-291-14/+7
* Clean up.Evan Cheng2006-11-291-8/+8
* Fix for PR1018 - Better support for X86-64 Linux in small code model.Evan Cheng2006-11-293-14/+55
* Custom lower READCYCLECOUNTER for x86-64.Evan Cheng2006-11-292-12/+22
* 16-byte stack alignment for X86-64 ELF. Patch by Dan Gohman.Evan Cheng2006-11-291-1/+3
* Upgrade the ugly darwin 64-bit bswap idiom (bswap %eax / bswap %edx /Chris Lattner2006-11-291-1/+23
* Trivially lower 'bswap $0' into llvm.bswap. This fixes hexxagon with theChris Lattner2006-11-292-1/+75
* Identities are default nowAndrew Lenharth2006-11-281-4/+0
* New entries.Evan Cheng2006-11-281-0/+20
* X86 asm -> gcc asm translation table (incomplete)Andrew Lenharth2006-11-281-1/+18
* Fix JIT encoding bugs for shift / rotate by one ops.Evan Cheng2006-11-281-5/+5
* Change MachineInstr ctor's to take a TargetInstrDescriptor reference insteadEvan Cheng2006-11-275-61/+75
* Refactored *GVRequiresExtraLoad() to Subtarget method.Anton Korobeynikov2006-11-212-120/+109
* Fix codegen for x86-64 on systems (like ppc or i386) that don't have 64-bitChris Lattner2006-11-201-8/+17
* We should perform extra load for dllimported callsAnton Korobeynikov2006-11-201-12/+26
* For unsigned 8-bit division. Use movzbw to set the lower 8 bits of AX whileEvan Cheng2006-11-171-29/+46
* Hopefully a good crack at making debugging work on intel -disable-fp-elim.Jim Laskey2006-11-171-1/+3
* Removed even more std::cerr and #include <iostream> things.Bill Wendling2006-11-175-31/+20
* Correct instructions for moving data between GR64 and SSE registers; also cor...Evan Cheng2006-11-163-6/+34
* Fix a potential bug: MOVPDI2DI, etc. are not copy instructions.Evan Cheng2006-11-161-3/+1
* Align stubs on 4 byte boundary. This fixes 447.dealII.Evan Cheng2006-11-161-2/+2
* Properly transfer kill / dead info.Evan Cheng2006-11-152-21/+41
* Kill / dead info has been moved to MI's.Evan Cheng2006-11-151-18/+11
* Remove unneeded forward declsChris Lattner2006-11-152-2/+0
* Revert. This wasn't meant to be checked in.Evan Cheng2006-11-141-11/+18
* it would be nice of ctlz were lowered to bsf etc.Chris Lattner2006-11-141-0/+9
* Matches MachineInstr changes.Evan Cheng2006-11-135-56/+47
* Add implicit use / def operands to created MI's.Evan Cheng2006-11-113-10/+8
* Add all implicit defs to FP_REG_KILL mi.Evan Cheng2006-11-111-1/+6
* Add a note.Evan Cheng2006-11-101-0/+6
* These are done.Evan Cheng2006-11-102-69/+0