aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* [AArch64] Fix NZCV reg live-in bug in F128CSEL codegen.Amara Emerson2013-10-241-2/+6
* AVX-512: added VCVTPH2PS, VCVTPS2PH with intrinsicsElena Demikhovsky2013-10-241-0/+36
* (this is a corrected patch)Yaron Keren2013-10-233-2/+4
* Revert "Calling _chkstk is required on ELF as well as COFF on Windows. Withou...Rafael Espindola2013-10-233-4/+2
* X86: Custom lower sext v16i8 to v16i16, and the corresponding truncate.Benjamin Kramer2013-10-233-6/+14
* Calling _chkstk is required on ELF as well as COFF on Windows. Yaron Keren2013-10-233-2/+4
* X86: Custom lower zext v16i8 to v16i16.Benjamin Kramer2013-10-232-19/+8
* Fix PR17631Michael Liao2013-10-231-1/+10
* X86: Make concat_vectors combine a bit more conservative.Jim Grosbach2013-10-231-0/+6
* Support for microMIPS relocations 1.Zoran Jovanovic2013-10-234-13/+107
* [mips][msa] Direct Object Emission support for the LSA instruction.Matheus Almeida2013-10-232-8/+21
* [mips][msa] Added support for matching fexp2 from normal IR (i.e. not intrins...Daniel Sanders2013-10-233-4/+94
* Make ARM hint ranges consistent, and add tests for these rangesArtyom Skrobov2013-10-234-6/+26
* R600/SI: Replace ffs(x) - 1 with countTrailingZeros(x)Tom Stellard2013-10-231-1/+1
* R600/SI: fix MIMG writemask adjustementTom Stellard2013-10-231-6/+21
* R600: Fix handling of vector kernel argumentsTom Stellard2013-10-239-35/+131
* R600/SI: Add support for i64 bitwise orTom Stellard2013-10-231-0/+19
* R600/SI: Use S_LOAD_DWORD instructions for v8i32 and v16i32Tom Stellard2013-10-233-2/+8
* [X86][FastISel] Add a comment to help understanding changes made in r192636.Quentin Colombet2013-10-221-0/+23
* R600/SI: Don't assert on SCC usageMatt Arsenault2013-10-221-0/+2
* ARM: provide diagnostics on more writeback LDM/STM instructionsTim Northover2013-10-222-17/+41
* R600/SI: Use llvm_unreachable() for an always false assertTom Stellard2013-10-221-2/+1
* R600/SI: Fix warning on non-asserts buildTom Stellard2013-10-221-0/+1
* R600: Simplify handling of private address spaceTom Stellard2013-10-2213-436/+95
* R600: Remove unused InstrInfo::getMovImmInstr() functionTom Stellard2013-10-225-31/+0
* [mips][msa] Direct Object Emission support for conditional branches.Matheus Almeida2013-10-222-25/+43
* AVX-512: aligned / unaligned load and store for 512-bit integer vectors.Elena Demikhovsky2013-10-222-30/+36
* Replace (V)MOVZDI2PDIrr/rm instructions with patterns that select (V)MOVDI2PD...Craig Topper2013-10-222-37/+22
* ARM: Thumb2 copy for GPRPair needs to use thumb instructions.Jim Grosbach2013-10-221-1/+1
* ARM: Clean up copyPhysReg() a bit.Jim Grosbach2013-10-221-27/+47
* [AArch64] Add the constraint to NEON scalar mla/mls instructions.Chad Rosier2013-10-211-6/+30
* X86 vector element shift-by-immediate instructions take i8 immediates. MakeLang Hames2013-10-213-60/+73
* AVX-512: MUL operation lowering for v8i64Elena Demikhovsky2013-10-211-3/+4
* [mips][msa] Direct Object Emission support for LD/ST instructions.Matheus Almeida2013-10-213-24/+56
* [mips][msa] Direct Object Emission support for LDI instructions.Matheus Almeida2013-10-212-8/+13
* [mips][msa] Direct Object Emission support for MOVE.v.Matheus Almeida2013-10-212-2/+7
* [mips][msa] Direct Object Emission support for CTCMSA and CFCMSA. Matheus Almeida2013-10-215-14/+137
* [mips][msa] Direct Object Emission of SPLAT instruction.Matheus Almeida2013-10-211-12/+16
* [mips][msa] Fix definition of SLD instruction.Matheus Almeida2013-10-212-8/+36
* Mark some command line flags as hiddenNadav Rotem2013-10-185-11/+11
* MC asm parser: allow ?'s in symbol names, and handle @'s in names in MS asmHans Wennborg2013-10-181-0/+2
* Pure refactoring change.Richard Barton2013-10-181-73/+86
* R600: Remove \ at EOL from ascii art comments.Benjamin Kramer2013-10-181-4/+4
* Add hint disassembly syntax for 16-bit Thumb hint instructions.Richard Barton2013-10-184-25/+23
* [AArch64] Add support for NEON scalar extract narrow instructions.Chad Rosier2013-10-181-0/+48
* Add hardware division as a default feature on Cortex-A15. Also add test cases...Silviu Baranga2013-10-182-2/+3
* Revert "Re-commit r192758 - MC: quote tricky symbol names in asm output"Hans Wennborg2013-10-181-3/+1
* 17309 ARM backend incorrectly lowers COPY_STRUCT_BYVAL_I32 for thumb1 targetsDavid Peixotto2013-10-171-7/+108
* Refactor lowering for COPY_STRUCT_BYVAL_I32David Peixotto2013-10-171-170/+460
* llvm-c: Add LLVMIntPtrType{,ForAS}InContextAnders Waldenborg2013-10-171-0/+8
generated by cgit v1.1 at 2024-07-17 11:04:36 +0000