aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* PowerPC: Mark some more patterns as isCodeGenOnly.Ulrich Weigand2013-04-172-0/+6
* R600: Make Export Instruction not duplicableVincent Lejeune2013-04-171-1/+3
* R600: Export is emitted as a CF_NATIVE instVincent Lejeune2013-04-172-14/+9
* R600: Emit used GPRs countVincent Lejeune2013-04-172-8/+41
* Fix -Werror build.Evgeniy Stepanov2013-04-171-0/+2
* Mips assembler: Enable handling of nested expressionsJack Carter2013-04-172-133/+237
* [ms-inline asm] Add support for parsing complex immediate expressions. TestChad Rosier2013-04-171-32/+51
* C API: Add LLVMTargetMachineEmitToMemoryBuffer()Tom Stellard2013-04-161-12/+33
* Remove unused variable from previous refactor.Chad Rosier2013-04-161-3/+0
* [ms-inline asm] Refactor. No functional change intended.Chad Rosier2013-04-161-405/+419
* [ms-inline asm] Remove some dead code.Chad Rosier2013-04-161-8/+0
* Fix build failure introduced in 179591 when assertions are disabled.Logan Chien2013-04-161-0/+4
* Implement ARM unwind opcode assembler.Logan Chien2013-04-165-45/+427
* Add 64-bit multiply and divide instructions for SPARC v9.Jakob Stoklund Olesen2013-04-162-0/+42
* ARM: Add VACLT and VACLE assembly aliases.Jim Grosbach2013-04-152-0/+19
* Mips assembler: Explicit floating point condition register recognition.Jack Carter2013-04-151-0/+3
* R600/SI: Emit config values in register value pairs.Tom Stellard2013-04-152-3/+38
* R600/SI: Emit configuration value in the .AMDGPU.config ELF sectionTom Stellard2013-04-151-1/+9
* R600: Emit ELF formatted code rather than raw ISA.Tom Stellard2013-04-155-12/+63
* Mark all PPC comparison instructions as not having side effectsHal Finkel2013-04-152-20/+28
* Fix PPC64 CR spill location for callee-saved registersHal Finkel2013-04-152-35/+50
* Use i32 for all SPARC shift amounts, even in 64-bit mode.Jakob Stoklund Olesen2013-04-144-7/+8
* Add support for the abs64 SPARC v9 code model.Jakob Stoklund Olesen2013-04-141-0/+9
* Add support for the SPARC v9 abs44 code model.Jakob Stoklund Olesen2013-04-141-6/+16
* Use target flags for printing SPARC asm operands.Jakob Stoklund Olesen2013-04-141-16/+34
* Also put target flags on SPARC constant pool references.Jakob Stoklund Olesen2013-04-142-26/+36
* Fix patterns for 64-bit pointers.Jakob Stoklund Olesen2013-04-141-4/+2
* Add target flags to SPARC address operands.Jakob Stoklund Olesen2013-04-143-14/+95
* Mark all PPC CR registers to be spilled as live-in and tag MFCR appropriatelyHal Finkel2013-04-133-15/+16
* Define SPARC code models.Jakob Stoklund Olesen2013-04-132-4/+32
* Use the correct types when matching ADDRri patterns from frame indexes.Jakob Stoklund Olesen2013-04-131-3/+4
* Spill and restore PPC CR registers using the FP when we have oneHal Finkel2013-04-131-6/+14
* X86 machine model: reduce SandyBridge and Haswell ILPWindow.Andrew Trick2013-04-132-2/+2
* Catch another case where SD fails to propagate node order.Andrew Trick2013-04-131-1/+4
* [mips] Move MipsTargetLowering::lowerINTRINSIC_W_CHAIN andAkira Hatanaka2013-04-134-172/+174
* [mips] Reapply r179420 and r179421.Akira Hatanaka2013-04-134-11/+41
* [mips] Override TargetLoweringBase::isShuffleMaskLegal.Akira Hatanaka2013-04-131-0/+5
* [ms-inline asm] Simplify the logic by using parsePrimaryExpr. No functionalChad Rosier2013-04-121-1/+1
* Revert r179420 and r179421.Akira Hatanaka2013-04-124-41/+11
* [mips] Instruction selection patterns for carry-setting and using addAkira Hatanaka2013-04-123-6/+15
* [mips] v4i8 and v2i16 add, sub and mul instruction selection patterns.Akira Hatanaka2013-04-122-5/+26
* [ms-inline asm] Move this logic into a static function as it's only applicableChad Rosier2013-04-121-63/+67
* [ms-inline asm] Address the FIXME for ImmDisp before brackets. ThisChad Rosier2013-04-121-18/+29
* [ms-inline asm] Have the [ Symbol ] case fall into the more general logic. ThisChad Rosier2013-04-121-46/+24
* ARM: Correct printing of pre-indexed operands.Quentin Colombet2013-04-124-26/+57
* [ms-inline asm] Add support for operands that include both a symbol and anChad Rosier2013-04-121-41/+103
* PPC: Remove (broken) nested implicit definition listsHal Finkel2013-04-122-94/+153
* Add a comment about the PPC Interpretation64Bit bitHal Finkel2013-04-121-0/+5
* Hexagon: Set isPredicatedNew flag on predicate new instructions.Jyotsna Verma2013-04-122-22/+21
* Hexagon: Set isPredicatedFlase flag for all the instructions with negated pre...Jyotsna Verma2013-04-122-21/+21