aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* AArch64: implement large code model access to global variables.Tim Northover2013-05-047-14/+126
* [XCore] Use static relocation model by default.Richard Osborne2013-05-044-5/+11
* Use consistent function names.Krzysztof Parzyszek2013-05-043-3/+3
* Revert r181009.Amara Emerson2013-05-032-8/+139
* Remove some uneeded pseudos in the presence of the naked function attribute.Reed Kotler2013-05-031-2/+8
* [PowerPC] Avoid using '$' in generated assembler codeUlrich Weigand2013-05-031-2/+2
* [PowerPC] Add some Book II instructions to AsmParserUlrich Weigand2013-05-032-0/+17
* [PowerPC] Support extended mnemonics in AsmParserUlrich Weigand2013-05-032-0/+142
* [PowerPC] Add assembler parserUlrich Weigand2013-05-0310-16/+853
* [mips] Split the DSP control register and define one register for each field ofAkira Hatanaka2013-05-035-191/+258
* R600: Expand vector or, shl, srl, and xor nodesTom Stellard2013-05-031-0/+8
* R600: BFI_INT is a vector-only instructionTom Stellard2013-05-031-1/+1
* R600: Add pattern for SHA-256 Ma functionTom Stellard2013-05-033-0/+17
* R600: Clean up comments in Processors.tdTom Stellard2013-05-031-5/+1
* Add support for reading ARM ELF build attributes.Amara Emerson2013-05-032-139/+8
* X86: Add target description for btver2; make autodetection logic aware of AVX.Benjamin Kramer2013-05-031-1/+6
* Unbreaking the non-x86 build bots by protecting the AVX test code properly.Aaron Ballman2013-05-031-0/+4
* Correctly testing for AVX support in x86 based off code from Hosts.cpp.Aaron Ballman2013-05-031-1/+18
* Fix missing include in Hexagon code for Release+AssertsReid Kleckner2013-05-031-0/+1
* In MC asm parsing, account for the possibility of whitespace withinJohn McCall2013-05-031-18/+22
* [mips] Handle reading, writing or copying of ccond field of DSP controlAkira Hatanaka2013-05-023-1/+60
* reverting r180953Jyotsna Verma2013-05-025-305/+404
* R600: Signed literals are 64bits wideVincent Lejeune2013-05-021-3/+3
* R600: If previous bundle is dot4, PV valid chan is always XVincent Lejeune2013-05-021-38/+51
* R600: Improve asmPrint of ALU clauseVincent Lejeune2013-05-023-4/+20
* R600: Prettier asmPrint of AluVincent Lejeune2013-05-024-13/+45
* Hexagon: Add multiclass/encoding bits for the New-Value Jump instructions.Jyotsna Verma2013-05-025-404/+305
* Hexagon - Add peephole optimizations for zero extends.Pranav Bhandarkar2013-05-022-0/+40
* [mips] Fix the head Mips16RegisterInfo.cpp commentRichard Sandiford2013-05-021-2/+1
* Hexagon: Honor __builtin_expect by using branch probabilities.Jyotsna Verma2013-05-024-37/+122
* R600: Use new tablegen syntax for patternsTom Stellard2013-05-023-447/+381
* R600/SI: remove nonsense select patternTom Stellard2013-05-021-8/+1
* 80-col fixup.Michael Liao2013-05-021-2/+3
* Avoid duplicating logic on frame register selecting when lowering eh_returnMichael Liao2013-05-021-9/+11
* Avoid duplicating logic on frame register selecting when lowering frameaddrMichael Liao2013-05-021-1/+3
* [mips] Rename class and functions. Simplify code.Akira Hatanaka2013-05-011-26/+29
* This exposes more MCJIT options via the C API:Filip Pizlo2013-05-011-22/+2
* Hexagon: Use multiclass for Jump instructions.Jyotsna Verma2013-05-0114-263/+336
* Hexagon: Clear isKill flag on the predicate register inJyotsna Verma2013-05-011-1/+5
* This patch breaks up Wrap.h so that it does not have to include all of Filip Pizlo2013-05-012-2/+1
* Put VMOVPQIto64rr in the VRPDI class.Rafael Espindola2013-05-011-3/+3
* [mips] Fix handling of instructions which copy to/from accumulator registers.Akira Hatanaka2013-04-307-37/+43
* [mips] Instruction selection patterns for DSP-ASE vector select and compareAkira Hatanaka2013-04-305-3/+145
* [mips] Simplify code.Akira Hatanaka2013-04-301-4/+1
* [mips] Clear isCommutable bit of instructions which are not commutable.Akira Hatanaka2013-04-301-14/+8
* Text files should not be marked executable.Rafael Espindola2013-04-301-0/+0
* s tightens up the encoding description for ARM post-indexed ldr instructions....Mihai Popa2013-04-301-0/+1
* Refactoring patch.Stepan Dyatkovskiy2013-04-305-66/+100
* R600: Always use texture cache for compute shadersVincent Lejeune2013-04-301-2/+6
* R600: use native for aluVincent Lejeune2013-04-304-4/+135