index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
lib
/
Target
Commit message (
Expand
)
Author
Age
Files
Lines
*
Eliminate LegalizeOps' LegalizedNodes map and have it just call RAUW
Dan Gohman
2011-10-28
4
-14
/
+212
*
ARM Allow 'q' registers in VLD/VST vector lists.
Jim Grosbach
2011-10-28
1
-4
/
+47
*
Remove the Alpha backend.
Dan Gohman
2011-10-27
39
-5315
/
+0
*
Add some NEON stores to the VLD decoding hook that were accidentally omitted ...
Owen Anderson
2011-10-27
1
-0
/
+4
*
Also set addrmode6 alignment when align==size.
Jakob Stoklund Olesen
2011-10-27
1
-1
/
+1
*
ARM isel for vld1, opcode selection for register stride post-index pseudos.
Jim Grosbach
2011-10-27
1
-0
/
+4
*
Avoid partial CPSR dependency from loop backedges. rdar://10357570
Evan Cheng
2011-10-27
1
-24
/
+43
*
Change the sysexit mnemonic (and sysexitl) to never have the REX.W prefix and
Kevin Enderby
2011-10-27
2
-3
/
+3
*
Thumb2 t2LDMDB[_UPD] assembly parsing to recognize .w suffix.
Jim Grosbach
2011-10-27
1
-0
/
+6
*
Thumb2 t2MVNi assembly parsing to recognize ".w" suffix.
Jim Grosbach
2011-10-27
1
-1
/
+3
*
A branch predicated on a constant can just FastEmit an unconditional branch.
Chad Rosier
2011-10-27
1
-0
/
+6
*
Rename NonScalarIntSafe to something more appropriate.
Lang Hames
2011-10-26
4
-9
/
+9
*
Add a TODO comment. FastISel works by parsing each basic block from the bottom
Chad Rosier
2011-10-26
1
-0
/
+1
*
Factor a little more code into EmitCmp, which should have been done in the first
Chad Rosier
2011-10-26
1
-23
/
+16
*
Use EmitCmp in SelectBranch. No functional change intended.
Chad Rosier
2011-10-26
1
-33
/
+6
*
Factor out an EmitCmp function that can be used by both SelectCmp and
Chad Rosier
2011-10-26
1
-18
/
+24
*
Thumb2 ldr pc-relative encoding fixes.
Jim Grosbach
2011-10-26
2
-7
/
+16
*
Fixes an issue reported by -verify-machineinstrs.
Rafael Espindola
2011-10-26
2
-6
/
+7
*
ARM parse parenthesized expressions for label references.
Jim Grosbach
2011-10-26
1
-0
/
+1
*
This commit introduces two fake instructions MORESTACK_RET and
Rafael Espindola
2011-10-26
3
-21
/
+39
*
Make sure short memsets on ARM lower to stores, even when optimizing for size.
Lang Hames
2011-10-26
1
-0
/
+2
*
Thumb2 remove redundant ".w" suffix from t2MVNCCi pattern.
Jim Grosbach
2011-10-26
1
-1
/
+1
*
Revert r142530 at least temporarily while a discussion is had on llvm-commits...
James Molloy
2011-10-26
1
-5
/
+2
*
Use a worklist to prevent the iterator from becoming invalidated because of t...
Bill Wendling
2011-10-26
1
-3
/
+4
*
Revert part of r142530. The patch potentially hurts performance especially
Evan Cheng
2011-10-26
1
-3
/
+3
*
Corrects previously incorrect $sp change in MipsCompilationCallback.
Bruno Cardoso Lopes
2011-10-25
1
-7
/
+7
*
ARM assembly parsing and encoding for VLD1 with writeback.
Jim Grosbach
2011-10-25
3
-17
/
+33
*
Remove the Blackfin backend.
Dan Gohman
2011-10-25
37
-4415
/
+0
*
Remove the SystemZ backend.
Dan Gohman
2011-10-24
37
-6279
/
+0
*
Nuke dead code. Nothing generates the VLD1d64QPseudo_UPD instruction.
Jim Grosbach
2011-10-24
3
-4
/
+0
*
ARM assembly parsing and encoding for VLD1 w/ writeback.
Jim Grosbach
2011-10-24
4
-21
/
+33
*
Don't crash on variable insertelement on ARM. PR10258.
Eli Friedman
2011-10-24
1
-0
/
+11
*
ARMConstantPoolMBB::print should print BB number.
Evan Cheng
2011-10-24
1
-0
/
+1
*
ARM assembly parsing and encoding for VLD1 w/ writeback.
Jim Grosbach
2011-10-24
2
-0
/
+38
*
ARM refactor am6offset usage for VLD1.
Jim Grosbach
2011-10-24
5
-71
/
+181
*
Add support to the old JIT for acquire/release loads and stores on x86. PR11...
Eli Friedman
2011-10-24
1
-9
/
+24
*
Fix a NEON disassembly case that was broken in the recent refactorings. As m...
Owen Anderson
2011-10-24
1
-6
/
+0
*
Change this overloaded use of Sched::Latency to be an overloaded
Dan Gohman
2011-10-24
1
-2
/
+2
*
Remove the explicit request for "Latency" scheduling from MSP430,
Dan Gohman
2011-10-24
1
-1
/
+0
*
Thumb2 LDM instructions can target PC. Make sure to encode it.
Jim Grosbach
2011-10-24
1
-8
/
+4
*
Add X86 SARX, SHRX, and SHLX instructions.
Craig Topper
2011-10-23
1
-18
/
+32
*
Add X86 RORX instruction
Craig Topper
2011-10-23
5
-0
/
+36
*
Add X86 MULX instruction for disassembler.
Craig Topper
2011-10-23
1
-0
/
+24
*
Remove some duplicate specifying of neverHasSideEffects and mayLoad from X86 ...
Craig Topper
2011-10-22
1
-5
/
+5
*
Move various generated tables into read-only memory, fixing up const correctn...
Benjamin Kramer
2011-10-22
3
-11
/
+12
*
Fix pr11193.
Nadav Rotem
2011-10-22
1
-3
/
+0
*
The different flavors of ARM have different valid subsets of registers. Check
Bill Wendling
2011-10-22
1
-3
/
+13
*
Assembly parsing for 4-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
3
-36
/
+18
*
Assembly parsing for 2-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
4
-30
/
+46
*
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
6
-31
/
+38
[next]