aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* fix the spill codeRafael Espindola2006-08-092-7/+15
* fix the loading of the link register in emitepilogueRafael Espindola2006-08-091-1/+3
* change the addressing mode of the str instruction to reg+immRafael Espindola2006-08-084-7/+13
* initial support for variable number of argumentsRafael Espindola2006-08-082-12/+37
* Start eliminating temporary vectors used to create DAG nodes. Instead, passChris Lattner2006-08-083-65/+68
* Eliminate reachability matrix. It has to be calculated before any instructionEvan Cheng2006-08-081-57/+34
* Match tablegen isel changes.Evan Cheng2006-08-076-315/+164
* Make XMM, FP register dwarf register numbers consistent with gcc.Evan Cheng2006-08-071-24/+24
* use a 'register pressure reducing' schedulerRafael Espindola2006-08-041-0/+2
* Bug fix: always generate a RET_FLAG in LowerRETRafael Espindola2006-08-031-1/+1
* remove some more dead sparcv9 support stuffChris Lattner2006-08-031-63/+1
* remove a dead protoChris Lattner2006-08-031-1/+0
* Get darwin intel debugging up and running.Jim Laskey2006-08-033-55/+60
* add and use ARMISD::RET_FLAGRafael Espindola2006-08-032-9/+10
* Reflect change to AssignTopologicalOrder().Evan Cheng2006-08-021-5/+8
* Use of vector<bool> causes some horrendous compile time regression (2x)!Evan Cheng2006-08-021-13/+26
* Update the readme to remove duplicate information and clarify the loopNate Begeman2006-08-021-44/+19
* Disable LSR at -fastNate Begeman2006-08-021-1/+1
* start comments with #Rafael Espindola2006-08-012-7/+21
* implement LowerConstantPool and LowerGlobalAddressRafael Espindola2006-08-012-3/+26
* Factor topological order code to SelectionDAG. Clean up.Evan Cheng2006-08-011-87/+23
* Fix PR850 and CodeGen/X86/2006-07-31-SingleRegClass.ll.Chris Lattner2006-07-312-0/+68
* handle GlobalValue::InternalLinkage in doFinalizationRafael Espindola2006-07-311-2/+10
* Remove a duplicate pattern.Evan Cheng2006-07-311-1/+0
* Remove a duplicate pattern/Evan Cheng2006-07-311-3/+0
* Make functions with an "asm" name propagate that asm name into the cbe.c file.Chris Lattner2006-07-282-0/+12
* Fix some ppc64 issues with vector code.Chris Lattner2006-07-281-4/+7
* Can't spell.Evan Cheng2006-07-281-15/+15
* Some clean up.Evan Cheng2006-07-281-6/+8
* Rename IsFoldableBy to CanBeFoldedleByEvan Cheng2006-07-281-3/+3
* Node selected into address mode cannot be folded.Evan Cheng2006-07-281-0/+39
* Remove InFlightSet hack. No longer needed.Evan Cheng2006-07-285-5/+0
* Another duh. Determine topological order before any target node is added.Evan Cheng2006-07-281-13/+13
* Brain cramp..Evan Cheng2006-07-271-3/+1
* Allocating too large an array for ReachibilityMatrix.Evan Cheng2006-07-271-2/+5
* Calculate the portion of reachbility matrix on demand.Evan Cheng2006-07-271-11/+42
* isNonImmUse is replaced by IsFoldableByEvan Cheng2006-07-271-1/+1
* Resolve BB references with relocation.Evan Cheng2006-07-2710-60/+27
* synchronizeICache removeed from TargetJITInfo.Evan Cheng2006-07-272-11/+0
* Use reachbility information to determine whether a node can be folded into an...Evan Cheng2006-07-271-3/+118
* emit global constantsRafael Espindola2006-07-271-0/+29
* Remove NodeDepthEvan Cheng2006-07-272-12/+2
* Use the predicate.Jim Laskey2006-07-273-15/+15
* Support jump tables when in PIC relocation modelNate Begeman2006-07-273-4/+6
* Prevent creation of MachineDebugInfo for intel unless it is darwin. RC842.Jim Laskey2006-07-271-1/+3
* New entry.Evan Cheng2006-07-261-0/+5
* Rename RelocModel::PIC to PIC_, to avoid conflicts with -DPIC.Chris Lattner2006-07-267-15/+15
* - Refactor the code that resolve basic block references to a TargetJITInfoEvan Cheng2006-07-2514-71/+101
* Can't commute shufps. The high / low parts elements come from different vectors.Evan Cheng2006-07-252-20/+1
* implement function calling of functions with up to 4 argumentsRafael Espindola2006-07-251-3/+45
generated by cgit v1.1 at 2025-01-12 21:53:49 +0000