aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
* [mips] Use function TargetInstrInfo::getRegClass.Akira Hatanaka2013-06-112-6/+9
* R600: Make helper functions static.Benjamin Kramer2013-06-111-4/+5
* Rework r183728, suppress assert(0) for now. Its behavior depends on assertion...NAKAMURA Takumi2013-06-111-1/+4
* It adds support for negative zero offsets for loads and stores.Mihai Popa2013-06-111-1/+1
* This patch adds support for FPINST/FPINST2 as operands to vmsr/vmrs. These ar...Mihai Popa2013-06-112-4/+15
* ARM: Enforce decoding rules for VLDn instructionsAmaury de la Vieuville2013-06-112-68/+76
* ARM: Fix STREX/LDREX reecodingAmaury de la Vieuville2013-06-111-10/+28
* Tweak a couple of tests on win32 hosts with +Asserts.NAKAMURA Takumi2013-06-111-1/+1
* ARMAsmBackend.cpp: Use Triple::isOSBinFormatCOFF() instead of isOSWindows().NAKAMURA Takumi2013-06-111-1/+1
* Whitespace.NAKAMURA Takumi2013-06-111-5/+5
* ARM: diagnose ARM/Thumb assembly switches on CPUs only supporting one.Tim Northover2013-06-103-1/+23
* X86: Stop LEA64_32r doing unspeakable things to its arguments.Tim Northover2013-06-105-70/+221
* [PowerPC] Support extended sc mnemonicUlrich Weigand2013-06-101-0/+2
* [PowerPC] Support branch mnemonics with implied CR0Ulrich Weigand2013-06-101-0/+11
* [PowerPC] Use multiclass to generate extended branch mnemonicsUlrich Weigand2013-06-101-51/+22
* Silencing an MSVC warning about comparing signed and unsigned values.Aaron Ballman2013-06-101-1/+1
* Fix misleading comments in ARMAsmParserAmaury de la Vieuville2013-06-101-6/+6
* ARM: ISB cannot be passed the same options as DMBAmaury de la Vieuville2013-06-107-2/+157
* [NVPTX] Remove old CONST_NOT_GEN address space that is not being used anymore...Justin Holewinski2013-06-103-39/+11
* Fix a regression I introduced when I expanded the complex pseudos inReed Kotler2013-06-092-9/+10
* Fix ARM unwind opcode assembler in several cases.Logan Chien2013-06-093-169/+185
* Removed PackedDouble domain from scalar instructions. Added more formats for ...Elena Demikhovsky2013-06-092-43/+60
* ARM FastISel fix load register classesJF Bastien2013-06-091-4/+4
* [Sparc] Delete FPMover Pass and remove Fp* Pseudo-instructions from Sparc bac...Venkatraman Govindaraju2013-06-087-162/+61
* ARM: fix VMOVvnf32 decoding when ambiguous with VCVTAmaury de la Vieuville2013-06-081-0/+4
* ARM: enforce SRS decoding constraintsAmaury de la Vieuville2013-06-081-1/+7
* ARM: fix CPS decoding when ambiguous with QADDAmaury de la Vieuville2013-06-082-0/+34
* ARM: fix VCVT decodingAmaury de la Vieuville2013-06-081-2/+2
* Fix unused variable warning from my previous patch.JF Bastien2013-06-081-0/+1
* [mips] Use a helper function which compares the size of the source andAkira Hatanaka2013-06-082-8/+21
* R600: Use a refined heuristic to choose when switching clauseVincent Lejeune2013-06-072-10/+47
* R600: Anti dep better handled in tex clauseVincent Lejeune2013-06-071-6/+4
* Remember the anyext patterns.Jakob Stoklund Olesen2013-06-071-0/+2
* Add missing zextloadi1 to i64 patterns. PR16721.Jakob Stoklund Olesen2013-06-071-0/+3
* Disallow i64 div/rem in PPC32 counter loopsHal Finkel2013-06-071-0/+7
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-073-6/+6
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-077-16/+33
* Remove unused c'tor.Bill Wendling2013-06-071-7/+2
* R600: Fix calculation of stack offset in AMDGPUFrameLoweringTom Stellard2013-06-071-21/+2
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-074-8/+10
* R600: Rework subtarget info and remove AMDILDevice classesTom Stellard2013-06-0736-1458/+218
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-074-9/+10
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-0721-63/+75
* R600: Fix the fetch limits for R600 generation GPUsTom Stellard2013-06-074-27/+30
* R600: Move Subtarget feature definitions into AMDGPU.tdTom Stellard2013-06-072-64/+66
* R600: Remove unnecessary includeTom Stellard2013-06-073-2/+4
* ARM FastISel integer sext/zext improvementsJF Bastien2013-06-071-38/+103
* R600: Don't compare iterators of different maps.Benjamin Kramer2013-06-071-1/+1
* Vincent says the element is at most once in the vector, so we don't need a fu...Benjamin Kramer2013-06-071-3/+7
* Fix a typo in asm string of BP* family of instructions. With this fixRoman Divacky2013-06-071-1/+1
generated by cgit v1.1 at 2025-01-07 20:03:42 +0000