aboutsummaryrefslogtreecommitdiffstats
path: root/lib
Commit message (Expand)AuthorAgeFilesLines
* AArch64: remove ConstantIsland pass & put literals in separate section.Tim Northover2013-02-1512-1610/+83
* AArch64: refactor frame handling to use movz/movk for overlarge offsets.Tim Northover2013-02-151-12/+29
* Simplify the 'operator<' for the attribute object.Bill Wendling2013-02-151-15/+13
* BBVectorize: Cap the number of candidate pairs in each instruction groupHal Finkel2013-02-151-1/+9
* Revert "Simplify the attributes '<' comparison function."Anna Zaks2013-02-151-13/+15
* Fix minor mips16 issues in directives for function prologue. Probably this doesReed Kotler2013-02-151-7/+10
* Simplify the attributes '<' comparison function.Bill Wendling2013-02-151-15/+13
* [mips] Disallow moving load/store instructions past volatile instructions.Akira Hatanaka2013-02-141-1/+1
* [mips] Replace usage of SmallSet with BitVector, which is used to keep track ofAkira Hatanaka2013-02-141-86/+83
* [mips] Fix comments and coding style violations. Declare functions to be const.Akira Hatanaka2013-02-141-64/+47
* The ARM NEON vector compare instructions take three arguments. However, the Joel Jones2013-02-141-0/+5
* The operand listing is very much outdated.Eli Bendersky2013-02-141-5/+2
* [mips] Simplify code in function Filler::findDelayInstr.Akira Hatanaka2013-02-141-38/+29
* BBVectorize: Remove the remaining instances of std::multimapHal Finkel2013-02-141-231/+256
* BBVectorize: Don't store candidate pairs in a std::multimapHal Finkel2013-02-141-60/+92
* Simplify code. Remove "else after return".Jakub Staszak2013-02-141-5/+4
* Update comment.Chad Rosier2013-02-141-1/+2
* Hexagon: Change insn class to support instruction encoding.Jyotsna Verma2013-02-145-259/+252
* s/bool/LLVMBool/Bill Wendling2013-02-141-1/+1
* Add two new functions to the C API:Bill Wendling2013-02-141-0/+23
* added basic support for Intel ADX instructionsKay Tiong Khoo2013-02-145-0/+54
* R600/SI: Fix int_SI_fs_interp_constantMichel Danzer2013-02-145-37/+34
* Dont merge consecutive loads/stores into vectors when noimplicitfloat is used.Nadav Rotem2013-02-141-6/+6
* 80-colNadav Rotem2013-02-141-1/+2
* Hexagon: Use multiclass for absolute addressing mode loads.Jyotsna Verma2013-02-141-74/+35
* Re-apply r175088 for bug fix 13622: Add paired register support forWeiming Zhao2013-02-142-6/+150
* R600: Do not fold single instruction with more that 3 kcache readVincent Lejeune2013-02-142-1/+3
* R600: Export instructions are no longer terminatorVincent Lejeune2013-02-141-2/+2
* R600: Fold zero/one in export instructionsVincent Lejeune2013-02-143-80/+55
* R600: Do not fold modifier/litterals in vector instVincent Lejeune2013-02-141-2/+5
* AArch64: switch from neverHasSideEffects to hasSideEffects.Tim Northover2013-02-141-4/+4
* Revert r15266. This fixes llvm.org/pr15266.Rafael Espindola2013-02-141-40/+19
* AArch64: stop claiming that NEON registers are usable for now.Tim Northover2013-02-141-11/+0
* AArch64: add block comments where missingTim Northover2013-02-1419-11/+86
* Make ARMAsmParser accept the correct alignment specifier syntax in instructions.Kristof Beyls2013-02-141-4/+8
* Workaround an MSan false positive.Evgeniy Stepanov2013-02-141-0/+2
* Add some legality checks for SETCC before introducing it in the DAG combiner ...Owen Anderson2013-02-141-2/+6
* Fixed a bug in X86TargetLowering::LowerVectorIntExtend() (assertion failure).Elena Demikhovsky2013-02-141-3/+17
* R600/SI: Check for empty stack in SIAnnotateControlFlow::isTopOfStackMichel Danzer2013-02-141-1/+1
* Revert r175120 and r175121. Clang is producing the expected asm names again.Rafael Espindola2013-02-142-1/+7
* RegisterCoalescer::reMaterializeTrivialDef() can constrain the destinationCameron Zwarich2013-02-141-1/+1
* Teach the DataLayout aware constant folder to be much more aggressive towardsNick Lewycky2013-02-141-8/+30
* Remove the form field from Mips16 instruction formats and set thingsReed Kotler2013-02-143-87/+73
* Fix RegisterCoalescer::rematerializeTrivialDef() so that it works on flippedCameron Zwarich2013-02-141-10/+10
* Fix some issues with rematerialization in RegisterCoalescer when the destinationCameron Zwarich2013-02-141-0/+10
* Don't assume the mangling of static functions.Rafael Espindola2013-02-141-6/+0
* Don't asume that a static function in an extern "C" block will not be mangled.Rafael Espindola2013-02-141-1/+1
* temporarily revert the patch due to some conflictsWeiming Zhao2013-02-132-150/+6
* Retain the name of the new internal global that's been shrunk.Bill Wendling2013-02-131-2/+5
* Hexagon: add support for predicate-GPR copies.Anshuman Dasgupta2013-02-131-0/+12
generated by cgit v1.1 at 2025-01-10 02:22:12 +0000