aboutsummaryrefslogtreecommitdiffstats
path: root/lib
Commit message (Expand)AuthorAgeFilesLines
* Migrate external/llvm to LLVM-153224-20120321.Shih-wei Liao2012-03-246-19/+4
* Merge branch 'upstream' into sliao_dShih-wei Liao2012-03-24305-5924/+7066
|\
| * Re-factored RuntimeDyld.Danil Malyshev2012-03-217-1044/+749
| * Fix ARM disassembly of VST1 and VST2 instructions with writeback. And add testKevin Enderby2012-03-211-0/+19
| * git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@153208 91177308-0d34...Danil Malyshev2012-03-211-0/+5
| * Based on this discussion: http://lists.cs.uiuc.edu/pipermail/llvm-commits/Wee...Danil Malyshev2012-03-219-329/+200
| * Checking a build_vector for an all-ones value.Jim Grosbach2012-03-211-5/+14
| * [asan] fix one more bug related to long doubleKostya Serebryany2012-03-211-1/+1
| * Put Is64BitMemOperand into !defined(NDEBUG) for now.Joerg Sonnenberger2012-03-211-0/+2
| * Use a signed value for this enum to avoid spuriuos warnings from gcc.Benjamin Kramer2012-03-212-2/+2
| * Teach instsimplify to gracefully degrade in the presence of instructionsChandler Carruth2012-03-211-0/+6
| * Fix generation of the address size override prefix. Add assertions forJoerg Sonnenberger2012-03-211-5/+51
| * misched: fix LiveInterval update for bottom-up schedulingAndrew Trick2012-03-211-3/+13
| * misched: trace LiveIntervals after scheduling.Andrew Trick2012-03-211-0/+1
| * misched: obvious iterator update fixes for bottom-up.Andrew Trick2012-03-211-0/+6
| * misched: cleanup main loopAndrew Trick2012-03-211-10/+14
| * misched: fix LI update for bottom-up.Andrew Trick2012-03-211-1/+7
| * Add typecast to silence -Wswitch warning introduced by r153153.Craig Topper2012-03-211-1/+1
| * Spacing fixes and using 'unsigned' instead of 'int' to index to select shuffl...Craig Topper2012-03-211-28/+29
| * Incremental big endian patch by Jack Carter.Akira Hatanaka2012-03-212-13/+30
| * Zap some dead code pointed out by Chandler.Eric Christopher2012-03-201-4/+0
| * RuntimeDyldMachO has the ability to keep track ofSean Callanan2012-03-202-0/+49
| * [avx] Add patterns for combining vextractf128 + vmovaps/vmovups/vmobdqu toChad Rosier2012-03-201-0/+17
| * Assembler should accept redefinitions of unused variable symbols.Jim Grosbach2012-03-202-2/+2
| * Tidy up.Jim Grosbach2012-03-201-3/+2
| * Change conditional instructions definitions, e.g. ANDCC, ARMPseudoExpand and ...Evan Cheng2012-03-202-96/+56
| * LoopSimplify bug fix. Handle indirect loop back edges.Andrew Trick2012-03-201-5/+8
| * whitespaceAndrew Trick2012-03-201-2/+2
| * LSR: teach isSimplifiedLoopNest to handle PHI IVUsers.Andrew Trick2012-03-201-1/+8
| * LSR: fix IVUsers isSimplifiedLoopNest to perform a full domtree walkAndrew Trick2012-03-201-19/+23
| * remove unused variableMatt Beaumont-Gay2012-03-201-1/+0
| * [avx] Add the AddedComplexity to the VINSERTI128 avx2 patterns to giveChad Rosier2012-03-201-1/+1
| * Require a base pointer for stack realignment when SP may vary dynamically.Bob Wilson2012-03-201-2/+3
| * Remove some redundant checks.Bob Wilson2012-03-202-3/+2
| * Whitespace.Chad Rosier2012-03-201-1/+1
| * [avx] Move the vextractf128 patterns closer to the vextractf128 def. RemoveChad Rosier2012-03-201-28/+26
| * Fix assembling ARM vst2 instructions with double-spaced registers.Kevin Enderby2012-03-201-1/+1
| * ARM non-scattered MachO relocations for movw/movt.Jim Grosbach2012-03-201-22/+58
| * [avx] Adjust the VINSERTF128rm pattern to allow for unaligned loads.Chad Rosier2012-03-201-3/+3
| * The ARM instructions that have an unpredictable behavior when the pc register...Silviu Baranga2012-03-202-4/+10
| * Test Commit - add a newlineRichard Barton2012-03-201-0/+1
| * It's possible to have a constant expression who's size is quite big (e.g.,Bill Wendling2012-03-201-11/+17
| * Remove code that prevented lowering shuffles if they are used by load and the...Craig Topper2012-03-201-92/+111
| * Factor out target shuffle mask decoding from getShuffleScalarElt and use a Sm...Craig Topper2012-03-204-96/+95
| * When combining (vextract shuffle (load ), <1,u,u,u>), 0) -> (load ), add user...Craig Topper2012-03-201-0/+1
| * Do everything up to generating code to try to get a register forEric Christopher2012-03-201-1/+6
| * Untabify.Eric Christopher2012-03-201-2/+2
| * Add another debugging statement here.Eric Christopher2012-03-201-0/+4
| * Use lookUpRegForValue here instead of duplicating the code.Eric Christopher2012-03-201-9/+2
| * f16 FDIV can now be legalized by promoting to f32Pete Cooper2012-03-191-1/+2