aboutsummaryrefslogtreecommitdiffstats
path: root/lib
Commit message (Expand)AuthorAgeFilesLines
* DIEHash: Const correct and use references where non-null/non-rebound.David Blaikie2013-10-243-49/+49
* DIEHash: Do not use shallow type hashing for unnamed typesDavid Blaikie2013-10-241-4/+6
* DIEHash: Refactor ref attribute hashing into smaller functionsDavid Blaikie2013-10-243-68/+98
* Remove unused debug-only member variable.David Blaikie2013-10-241-4/+0
* Remove class abstraction from ARM struct byval loweringDavid Peixotto2013-10-241-553/+262
* Inliner: Handle readonly attribute per argument when adding memcpyTom Stellard2013-10-241-10/+13
* ARM: Mark double-precision instructions as suchTim Northover2013-10-243-45/+66
* Reverting my r193344 checkin due to build breakage.John Thompson2013-10-241-11/+0
* Mark vector loops as already vectorizedRenato Golin2013-10-241-0/+4
* Added std::string as a built-in type for mapping.John Thompson2013-10-241-0/+11
* ARM: add a couple more NEON predicates.Tim Northover2013-10-241-4/+4
* ARM: mark various aliases with their architecture requirements.Tim Northover2013-10-242-8/+12
* ARM: Use non-VFP softcalls on embedded Darwinish targetsTim Northover2013-10-241-1/+1
* Replaced non-ASCII character.Yaron Keren2013-10-241-1/+1
* Revert part of r193291, restoring the deletion of loaded objects.Chandler Carruth2013-10-241-0/+9
* ARM: fix assert on unpredictable POP instruction.Tim Northover2013-10-241-3/+2
* Make sure SP is always aligned on a 2 byte boundaryJob Noorman2013-10-241-2/+2
* fix PR17635: false positive with packed structuresNuno Lopes2013-10-242-4/+7
* [AArch64] Fix NZCV reg live-in bug in F128CSEL codegen.Amara Emerson2013-10-241-2/+6
* AVX-512: added VCVTPH2PS, VCVTPS2PH with intrinsicsElena Demikhovsky2013-10-241-0/+36
* Fix a bug in LinearFunctionTestReplace that created invalid loop exit checks.Juergen Ributzka2013-10-241-1/+7
* Fixed llvm-cov to count edges instead of blocks.Yuchen Wu2013-10-241-2/+11
* Clarify comments in genLoopLimit.Andrew Trick2013-10-241-3/+4
* Optimizing MCJIT module state trackingAndrew Kaylor2013-10-242-122/+209
* (this is a corrected patch)Yaron Keren2013-10-233-2/+4
* Debug Info: code clean up.Manman Ren2013-10-232-31/+23
* Debug Info: code clean up.Manman Ren2013-10-232-5/+5
* Debug Info: code clean up.Manman Ren2013-10-232-18/+12
* Debug Info: code clean up.Manman Ren2013-10-232-18/+18
* Remove {} from one-line block.Manman Ren2013-10-231-2/+1
* Revert "Calling _chkstk is required on ELF as well as COFF on Windows. Withou...Rafael Espindola2013-10-233-4/+2
* Reduce casting and use a fully covered switch.Rafael Espindola2013-10-231-9/+14
* X86: Custom lower sext v16i8 to v16i16, and the corresponding truncate.Benjamin Kramer2013-10-233-6/+14
* Fixed comment typo in GCOVProfiling.cppYuchen Wu2013-10-231-1/+1
* Use a map instead of vector to store line counts.Yuchen Wu2013-10-231-22/+10
* Calling _chkstk is required on ELF as well as COFF on Windows. Yaron Keren2013-10-233-2/+4
* X86: Custom lower zext v16i8 to v16i16.Benjamin Kramer2013-10-232-19/+8
* Fix PR17631Michael Liao2013-10-231-1/+10
* X86: Make concat_vectors combine a bit more conservative.Jim Grosbach2013-10-231-0/+6
* Use address-taken to disambiguate global variable and indirect memops.Shuxin Yang2013-10-239-2/+27
* Support for microMIPS relocations 1.Zoran Jovanovic2013-10-235-13/+118
* [mips][msa] Direct Object Emission support for the LSA instruction.Matheus Almeida2013-10-232-8/+21
* [mips][msa] Added support for matching fexp2 from normal IR (i.e. not intrins...Daniel Sanders2013-10-233-4/+94
* Make ARM hint ranges consistent, and add tests for these rangesArtyom Skrobov2013-10-234-6/+26
* R600/SI: Replace ffs(x) - 1 with countTrailingZeros(x)Tom Stellard2013-10-231-1/+1
* Test commit. Added whitespace in GCOV.cpp.Yuchen Wu2013-10-231-1/+1
* R600/SI: fix MIMG writemask adjustementTom Stellard2013-10-231-6/+21
* R600: Fix handling of vector kernel argumentsTom Stellard2013-10-239-35/+131
* SelectionDAG: Pass along the original argument/element type in ISD::InputArgTom Stellard2013-10-232-6/+9
* R600/SI: Add support for i64 bitwise orTom Stellard2013-10-231-0/+19