aboutsummaryrefslogtreecommitdiffstats
path: root/lib
Commit message (Expand)AuthorAgeFilesLines
* isKnownToBeAPowerOfTwo: (X & Y) + Y is a power of 2 or zero if y is also.David Majnemer2013-05-181-0/+11
* LoopVectorize: Handle single edge PHIsArnold Schwaighofer2013-05-181-4/+4
* Check InlineAsm clobbers in PPCCTRLoopsHal Finkel2013-05-181-0/+15
* AArch64: add CMake dependency to fix very parallel buildsTim Northover2013-05-181-0/+2
* X86: Bad peephole interaction between adc, MOV32r0David Majnemer2013-05-181-3/+18
* Remove duplicated commentMatt Arsenault2013-05-181-5/+0
* Add LLVMContext argument to getSetCCResultTypeMatt Arsenault2013-05-1829-99/+121
* Support unaligned load/store on more ARM targetsJF Bastien2013-05-172-10/+46
* Convert obj2yaml to use yamlio.Rafael Espindola2013-05-172-0/+280
* Fix the build in c++11 mode.Rafael Espindola2013-05-171-2/+2
* Replace redundant codeMatt Arsenault2013-05-171-7/+2
* Add missing -*- C++ -*- to headersMatt Arsenault2013-05-172-2/+2
* R600: Lower int_load_input to copyFromReg instead of Register nodeVincent Lejeune2013-05-171-1/+5
* R600: Use bottom up scheduling algorithmVincent Lejeune2013-05-174-25/+37
* R600: Use depth first scheduling algorithmVincent Lejeune2013-05-172-79/+31
* R600: Replace big texture opcode switch in scheduler by usesTC/usesVCVincent Lejeune2013-05-171-23/+3
* R600: Relax some vector constraints on Dot4.Vincent Lejeune2013-05-1710-26/+280
* R600: Improve texture handlingVincent Lejeune2013-05-1711-201/+725
* R600: Rename 128 bit registers.Vincent Lejeune2013-05-172-10/+9
* R600: Some factorizationVincent Lejeune2013-05-175-203/+221
* R600: Factorize Fetch size limit inside AMDGPUSubTargetVincent Lejeune2013-05-174-13/+13
* R600: prettier dump of clampVincent Lejeune2013-05-172-4/+4
* R600: Fix encoding for R600 family GPUsTom Stellard2013-05-171-0/+7
* R600: Pass MCSubtargetInfo reference to R600CodeEmitterTom Stellard2013-05-173-6/+10
* [Sparc] Implements hasReservedCallFrame and hasFP.Venkatraman Govindaraju2013-05-172-1/+17
* X86: Make shuffle -> shift conversion more aggressive about undefs.Benjamin Kramer2013-05-171-18/+28
* LoopVectorize: Simplify code. No functionality change.Benjamin Kramer2013-05-171-21/+5
* r182085 introduced a change that triggered an assertion on ARM. This is an im...David Tweed2013-05-171-2/+4
* [PowerPC] Fix hi/lo encoding in old-style code emitterUlrich Weigand2013-05-174-33/+17
* [PowerPC] Merge/rename PPC fixup typesUlrich Weigand2013-05-174-28/+17
* [PowerPC] Fix processing of ha16/lo16 fixupsUlrich Weigand2013-05-172-7/+1
* Don't cast away constness.Benjamin Kramer2013-05-171-2/+2
* Minor changes to the MCJITTest unittests to use the correct API for finalizingDavid Tweed2013-05-174-3/+10
* R600/SI: return undef instead of null for skipped argumentsChristian Konig2013-05-171-2/+2
* [Sparc] Prevent instructions that defines or uses %o7 to be in call's delay s...Venkatraman Govindaraju2013-05-161-5/+9
* Generate debug info for by-value struct args even if they are not used.Adrian Prantl2013-05-161-1/+7
* [mips] Improve instruction selection for pattern (store (fp_to_sint $src), $p...Akira Hatanaka2013-05-163-9/+40
* Remove addFrameMove.Rafael Espindola2013-05-167-128/+85
* [mips] Factor out unaligned store lowering code.Akira Hatanaka2013-05-161-10/+14
* Mips assembler: Add TwoOperandConstraint definitionsJack Carter2013-05-161-2/+1
* Mips td file formatting: white space and long linesJack Carter2013-05-164-8/+13
* Create an new preheader in PPCCTRLoops to avoid counter register clobbersHal Finkel2013-05-161-153/+165
* [mips] Test case for r182042. Add comment.Akira Hatanaka2013-05-161-0/+12
* [mips] Fix instruction selection pattern for sint_to_fp node to avoid emittin...Akira Hatanaka2013-05-163-5/+53
* Mips assembler: Add branch macro definitionsJack Carter2013-05-162-15/+27
* DAGCombine: Also shrink eq compares where the constant is exactly as large as...Benjamin Kramer2013-05-161-1/+1
* [mips] Fix indentation.Akira Hatanaka2013-05-161-5/+5
* [mips] Delete unused enum value.Akira Hatanaka2013-05-162-4/+0
* Add TargetRegisterInfo::getCoveringLanes().Jakob Stoklund Olesen2013-05-161-2/+4
* [PowerPC] Use true offset value in "memrix" machine operandsUlrich Weigand2013-05-1611-194/+47