aboutsummaryrefslogtreecommitdiffstats
path: root/lib
Commit message (Expand)AuthorAgeFilesLines
* Remove trailing spaces and unneeded includes.Jakub Staszak2012-01-181-134/+131
* Fixed macro condition.Lang Hames2012-01-181-1/+1
* Tidy up. 80 columns.Jim Grosbach2012-01-181-13/+13
* Tidy up. MCAsmBackend naming conventions.Jim Grosbach2012-01-188-48/+48
* Remove dead code.Bill Wendling2012-01-181-45/+0
* Fix a bug in the type-legalization of vector integers. When we bitcast one ve...Nadav Rotem2012-01-181-2/+4
* Fix ISD::REG_SEQUENCE to accept physical registers and change TwoAddressInstr...Pete Cooper2012-01-182-16/+24
* Thumb2 load/store fixups don't set the thumb bit.Jim Grosbach2012-01-181-4/+8
* Move some ARM specific MCAssmebler bits into the ARMAsmBackend.Jim Grosbach2012-01-182-9/+17
* Add a CoveredBySubRegs property to Register descriptions.Jakob Stoklund Olesen2012-01-185-2/+6
* Implement ARMBaseRegisterInfo::getCallPreservedMask().Jakob Stoklund Olesen2012-01-173-19/+17
* Fix MCJIT memory leak of owned TargetMachine.Jim Grosbach2012-01-171-0/+1
* Move X86 callee saved register lists to the X86CallConv .td file.Jakob Stoklund Olesen2012-01-173-37/+37
* Move includes to the .cpp file.Jakub Staszak2012-01-171-0/+2
* MC tweak symbol difference resolution for non-local symbols.Jim Grosbach2012-01-171-2/+2
* Intel syntax: Fix parser match class to check memory operand size.Devang Patel2012-01-171-3/+3
* Transform: (EXTRACT_VECTOR_ELT( VECTOR_SHUFFLE )) -> EXTRACT_VECTOR_ELT.Nadav Rotem2012-01-171-4/+35
* Intel syntax: Parse "BYTE PTR [RDX + RCX]"Devang Patel2012-01-171-0/+4
* Add a new ObjC ARC optimization pass to eliminate unneededDan Gohman2012-01-172-1/+118
* Add a new PassManagerBuilder customization point,Dan Gohman2012-01-171-0/+2
* Untabify.Devang Patel2012-01-171-12/+12
* Intel syntax: Do not unncessarily create plus expression for memory operand d...Devang Patel2012-01-171-2/+1
* Intel syntax: Robustify memory operand parsing.Devang Patel2012-01-171-51/+113
* Removes template magic to build up containers.Manuel Klimek2012-01-171-7/+82
* Fix warning.Nadav Rotem2012-01-171-1/+1
* Fix 11769.Nadav Rotem2012-01-171-0/+7
* Teach DAG combiner to turn a BUILD_VECTOR of UNDEFs into an UNDEF of vector t...Craig Topper2012-01-171-4/+8
* Remove unnecessary AVX check from an assert. hasSSE2 is enough.Craig Topper2012-01-171-2/+1
* Provide better messages in llvm_unreachable.David Blaikie2012-01-171-1/+1
* misched: Inital interface and implementation for ScheduleTopDownLive and Shuf...Andrew Trick2012-01-171-17/+130
* Renamed MachineScheduler to ScheduleTopDownLive.Andrew Trick2012-01-174-51/+63
* Moving options declarations around.Andrew Trick2012-01-173-10/+7
* LSR fix: broaden the check for loop preheaders.Andrew Trick2012-01-171-5/+13
* Fix a crasher when PerformShiftCombine receives a BUILD_VECTOR of all UNDEF. ...Craig Topper2012-01-171-0/+5
* Remove unreachable code. (replace with llvm_unreachable to help GCC where nec...David Blaikie2012-01-177-9/+9
* Add 148175 back. I am unable to reproduce any non determinism in a dragoneggRafael Espindola2012-01-171-2/+4
* Changed flag operand of ISD::FP_ROUND to TargetConstant as it should not get ...Pete Cooper2012-01-171-2/+3
* Fix typo in comment.Lang Hames2012-01-171-1/+1
* Tidy up.Jim Grosbach2012-01-164-5/+5
* ExecutionEngine interface to re-map addresses for engines that support it.Jim Grosbach2012-01-164-1/+31
* MCJIT handle a few more simple x86 relocations for MachO.Jim Grosbach2012-01-161-4/+5
* Removing unused default switch cases in switches over enums that already acco...David Blaikie2012-01-168-23/+3
* Cleanup PPC RLWINM8 vs RLWINMHal Finkel2012-01-161-1/+1
* AggressiveAntiDepBreaker needs to skip debug values because a debug value doe...Hal Finkel2012-01-161-0/+3
* Extract method for detecting constant unallocatable physregs.Jakob Stoklund Olesen2012-01-164-41/+21
* MCJIT support for non-function sections.Jim Grosbach2012-01-166-266/+447
* Fixed comment in loop-unswitch.Stepan Dyatkovskiy2012-01-161-1/+1
* Give better scavenger errors by invoking the verifier.Jakob Stoklund Olesen2012-01-161-1/+6
* Add a new kind of MachineOperand: MO_RegisterMask.Jakob Stoklund Olesen2012-01-161-0/+5
* Make sure the non-SSE lowering for fences correctly clobbers EFLAGS. PR11768.Eli Friedman2012-01-161-1/+1