aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/ARM
Commit message (Expand)AuthorAgeFilesLines
* Fixed the condition codes for the atomic64 min/umin code generation on ARM. I...Silviu Baranga2013-01-251-2/+2
* Remove some register allocation order dependencies.Jakob Stoklund Olesen2013-01-193-11/+11
* Simplify writing floating types to assembly.Tim Northover2013-01-111-10/+0
* Stack Alignment: throw error if we can't satisfy the minimal alignmentManman Ren2013-01-102-1/+20
* MIsched: add an ILP window property to machine model.Andrew Trick2013-01-091-48/+0
* Specify complete triple for fp128 tests.Tim Northover2013-01-081-1/+1
* Allow the asm printer to print fp128 values properly.Tim Northover2013-01-081-0/+10
* Make the MergeGlobals pass correctly handle the address space qualifiers of t...Silviu Baranga2013-01-071-0/+12
* Revert "Adding support for llvm.arm.neon.vaddl[su].* and"Bob Wilson2012-12-202-128/+0
* Adding support for llvm.arm.neon.vaddl[su].* andRenato Golin2012-12-202-0/+128
* LLVM sdisel normalize bit extraction of the form:Evan Cheng2012-12-191-0/+25
* Disable ARM partial flag dependency optimization at -OzQuentin Colombet2012-12-181-0/+34
* MISched: add dependence to ExitSU to model live-out latency.Andrew Trick2012-12-181-0/+48
* Some enhancements for memcpy / memset inline expansion.Evan Cheng2012-12-104-30/+133
* Added Mapping Symbols for ARM ELFTim Northover2012-12-071-2/+2
* Fix typos in CHECK lines.Dmitri Gribenko2012-12-061-1/+1
* Properly fix the tes.Evan Cheng2012-12-061-2/+1
* llvm/test/CodeGen/ARM/extload-knownzero.ll: Try to unbreak, to add -O0. I gue...NAKAMURA Takumi2012-12-061-1/+1
* [arm fast-isel] Make the fast-isel implementation of memcpy respect alignment.Chad Rosier2012-12-061-3/+94
* Let targets provide hooks that compute known zero and ones for any_extendEvan Cheng2012-12-061-0/+27
* ARM custom lower ctpop for vector types. Patch by Pete Couperus.Evan Cheng2012-12-041-0/+191
* Use the 'count' attribute to calculate the upper bound of an array.Bill Wendling2012-12-042-2/+2
* Add a 'count' field to the DWARF subrange.Bill Wendling2012-12-042-2/+2
* Stack Alignment: when creating stack objects in MachineFrameInfo, make sureManman Ren2012-12-041-0/+48
* Simplify REG_SEQUENCE lowering.Jakob Stoklund Olesen2012-12-011-3/+3
* Codegen failure for vmull with small vectorsSebastian Pop2012-11-301-0/+150
* Handle the situation where CodeGenPrepare removes a reference to a BB that hasBill Wendling2012-11-291-0/+23
* Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.Silviu Baranga2012-11-291-0/+61
* Avoid rewriting instructions twice.Jakob Stoklund Olesen2012-11-291-0/+41
* ARM: Implement CanLowerReturn so large vectors get expanded into sret.Benjamin Kramer2012-11-281-0/+12
* Add -verify-machineinstrs to these fast-isel test cases.Chad Rosier2012-11-274-6/+6
* CSE: allow PerformTrivialCoalescing to check copies across basic blockManman Ren2012-11-271-0/+32
* Never use .lcomm on platforms where it does not accept an alignmentUlrich Weigand2012-11-272-3/+5
* Extend test case for r168657.Chad Rosier2012-11-271-0/+30
* Fix physical register liveness calculations:Tim Northover2012-11-201-0/+20
* Factor out type info emission into separate routine.Anton Korobeynikov2012-11-191-0/+77
* Mark FP_EXTEND form v2f32 to v2f64 as "expand" for ARM NEON. Patch by Pete C...Eli Friedman2012-11-171-0/+8
* [fast-isel] Add the -verify-machineinstrs to these test cases. The remainingChad Rosier2012-11-178-15/+15
* Remove hard coded registers in ARM ldrexd and strexd instructionsWeiming Zhao2012-11-161-41/+41
* Make sure FABS on v2f32 and v4f32 is legal on ARM NEONAnton Korobeynikov2012-11-161-0/+17
* Mark FP_ROUND for converting NEON v2f64 to v2f32 as expand. Add a missingEli Friedman2012-11-151-0/+9
* The code pattern "imm0_255_neg" is used for checking if an immediate value is...Nadav Rotem2012-11-141-0/+31
* Fix really stupid ARM EHABI info generation bug: we should not emitAnton Korobeynikov2012-11-141-0/+18
* Use TARGET2 relocation for TType references on ARM.Anton Korobeynikov2012-11-141-0/+44
* Cleanup the main RegisterCoalescer loop.Andrew Trick2012-11-131-1/+1
* misched: Infrastructure for weak DAG edges.Andrew Trick2012-11-121-0/+2
* Disable the Thumb no-return call optimization:Evan Cheng2012-11-102-15/+0
* Recommit modified r167540.Amara Emerson2012-11-081-2/+2
* Vext Lowering was missing opportunitiesQuentin Colombet2012-11-021-0/+33
* Change ForceSizeOpt attribute into MinSize attributeQuentin Colombet2012-10-301-2/+2