aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/Mips/msa/bitwise.ll
Commit message (Expand)AuthorAgeFilesLines
* [mips][msa] MSA requires FR=1 mode (64-bit FPU register file). Report fatal e...Daniel Sanders2013-09-271-1/+1
* [mips][msa] Added support for matching andi, ori, nori, and xori from normal ...Daniel Sanders2013-09-241-0/+240
* [mips][msa] Added support for matching slli, srai, and srli from normal IR (i...Daniel Sanders2013-09-241-0/+168
* [mips][msa] Added support for matching pcnt from normal IR (i.e. not intrinsics)Daniel Sanders2013-09-231-0/+60
* [mips][msa] Added support for matching nor from normal IR (i.e. not intrinsics)Daniel Sanders2013-09-231-0/+68
* [mips][msa] Added support for matching and, or, and xor from normal IR (i.e. ...Daniel Sanders2013-09-231-0/+192
* [mips][msa] Added test cases that were supposed to be part of r190507, r19050...Daniel Sanders2013-09-111-0/+254