aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/R600/fneg.ll
Commit message (Expand)AuthorAgeFilesLines
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-1/+12
* Update to LLVM 3.5a.Stephen Hines2014-04-241-7/+7
* R600/SI: Prefer SALU instructions for bit shift operationsTom Stellard2013-11-131-7/+25
* R600/SI: Change formatting of printed registers.Matt Arsenault2013-11-121-4/+4
* R600/SI: Use S_LOAD_DWORD instructions for v8i32 and v16i32Tom Stellard2013-10-231-5/+10
* R600: Non vector only instruction can be scheduled on trans unitVincent Lejeune2013-09-041-1/+1
* Revert "R600: Non vector only instruction can be scheduled on trans unit"Tom Stellard2013-07-311-1/+1
* R600: Non vector only instruction can be scheduled on trans unitVincent Lejeune2013-07-311-1/+1
* DAGCombiner: Pass the correct type to TargetLowering::isF(Abs|Neg)FreeTom Stellard2013-07-231-9/+21
* R600: Expand vector FNEGTom Stellard2013-07-231-0/+26