aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/SystemZ
Commit message (Expand)AuthorAgeFilesLines
* add newlines at the end of files.Chris Lattner2010-04-0712-12/+12
* Split big test into multiple directories to cater toDale Johannesen2010-04-071-0/+33
* Teach dag combine to fold the following transformation more aggressively:Evan Cheng2010-01-061-2/+2
* Fix invalid chain folding for memory variant of sdiv / udivAnton Korobeynikov2010-01-041-0/+50
* Eliminate more uses of llvm-as and llvm-dis.Dan Gohman2009-09-0965-155/+155
* Add missing RUN lineAnton Korobeynikov2009-08-221-0/+1
* Reduce the testAnton Korobeynikov2009-08-221-88/+5
* Add fcopysign instructionsAnton Korobeynikov2009-08-211-0/+22
* Handle 'r' inline asm constraintAnton Korobeynikov2009-08-211-0/+103
* Various AsmWriter output cleanups. Use WriteAsOperand instead ofDan Gohman2009-08-131-2/+2
* Add testcases for reg-mem arithemtics added recentlyAnton Korobeynikov2009-08-051-0/+133
* Convert bswap test to filecheck, add more test entries & convert stuff to fil...Anton Korobeynikov2009-08-051-6/+31
* convert this test to filecheck format, which is faster and avoids false match...Chris Lattner2009-07-211-4/+16
* Enable cross register class coalescing.Evan Cheng2009-07-181-1/+1
* Make xfail properAnton Korobeynikov2009-07-161-1/+1
* Temporary disable 16 bit bswapAnton Korobeynikov2009-07-161-0/+1
* Add bswap patternsAnton Korobeynikov2009-07-161-0/+48
* Fix logic inversion for RI-mode address selectionAnton Korobeynikov2009-07-161-0/+32
* Unbreak the testAnton Korobeynikov2009-07-161-1/+2
* Expand 32-bit bitconverts via memoryAnton Korobeynikov2009-07-161-0/+15
* Fix incomin arg stack frame offset in case we need to generate stack frameAnton Korobeynikov2009-07-161-0/+22
* Revert the commit, it just hides the real bugAnton Korobeynikov2009-07-167-182/+14
* Lower anyext to zext, 32-bit stuff does not have any implicit zero-extension ...Anton Korobeynikov2009-07-167-14/+182
* Provide consistent subreg idx scheme. This (hopefully) fixes remaining divide...Anton Korobeynikov2009-07-162-5/+5
* Implement 'large' PIC modelAnton Korobeynikov2009-07-162-0/+56
* Implement shifts properly (hopefilly - finally!)Anton Korobeynikov2009-07-161-0/+25
* Properly handle divides. As a bonus - implement memory versions of them.Anton Korobeynikov2009-07-162-4/+68
* 32 bit shifts have only 12 bit displacementsAnton Korobeynikov2009-07-161-0/+27
* Consolidate reg-imm / reg-reg-imm address mode selection logic in one place.Anton Korobeynikov2009-07-161-1/+16
* Add support for 12 bit displacementsAnton Korobeynikov2009-07-163-3/+132
* Emit proper lowering of load from arg stack slotAnton Korobeynikov2009-07-161-0/+19
* Implement dynamic allocasAnton Korobeynikov2009-07-161-0/+14
* Add jump tablesAnton Korobeynikov2009-07-161-0/+39
* Add rotatesAnton Korobeynikov2009-07-161-0/+13
* Add patterns for integer negateAnton Korobeynikov2009-07-162-0/+15
* Provide proper patterns for and with imm instructions. Tune the tests accordi...Anton Korobeynikov2009-07-167-14/+13
* Add 32 bit and reg-imm and disable invalid patterns for nowAnton Korobeynikov2009-07-167-10/+25
* Add z9 and z10 target processors. Mark z10-only instructions as such.Anton Korobeynikov2009-07-161-3/+3
* Proper lower 'small' resultsAnton Korobeynikov2009-07-161-0/+12
* Completel forgot about unconditional branchesAnton Korobeynikov2009-07-161-0/+18
* Lower addresses of globalsAnton Korobeynikov2009-07-161-0/+23
* Test (incomplete) for easy mulsAnton Korobeynikov2009-07-161-0/+29
* Provide "wide" muls and divs/remsAnton Korobeynikov2009-07-161-0/+55
* Tests for cmp / br_cc / select_ccAnton Korobeynikov2009-07-165-0/+570
* Emit callee-saved regs spills / restoresAnton Korobeynikov2009-07-162-2/+2
* Some preliminary call loweringAnton Korobeynikov2009-07-162-0/+29
* Prologue / epilogue emissionAnton Korobeynikov2009-07-161-0/+1
* Add simple frame index eliminationAnton Korobeynikov2009-07-162-0/+28
* Provide proper test :)Anton Korobeynikov2009-07-161-10/+9
* Add address computation stuffAnton Korobeynikov2009-07-161-0/+12