aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/X86
Commit message (Expand)AuthorAgeFilesLines
* Fix a dagcombine to not generate loads of non-round integer types,Dan Gohman2009-01-201-0/+14
* Make linear scan's trivial coalescer slightly more aggressive.Evan Cheng2009-01-201-0/+8
* Move & restructure test per review.Dale Johannesen2009-01-191-77/+0
* Fix SelectionDAG::ReplaceAllUsesWith to behave correctly whenDan Gohman2009-01-191-0/+8
* compile-time fmod was done incorrectly. PR 3316.Dale Johannesen2009-01-191-0/+77
* DIVREM isel deficiency: If sign bit is known zero, zero out DX/EDX/RDX instea...Evan Cheng2009-01-191-0/+7
* Now not UINT_TO_FP is legal (it's marked custom), dag combiner won'tEvan Cheng2009-01-191-0/+1
* Fix rdar://6505632, an llc crash on 483.xalancbmkChris Lattner2009-01-181-0/+36
* Testcase for last commit.Bill Wendling2009-01-171-0/+31
* Fix MatchAddress bug that's preventing negative displacement from being folde...Evan Cheng2009-01-172-1/+19
* Simplify extract element of a scalar to vector.Mon P Wang2009-01-171-0/+13
* Disable the post-RA scheduler on this test, since it uses aDan Gohman2009-01-161-1/+2
* CreateVirtualRegisters does trivial copy coalescing. If a node def is used by...Evan Cheng2009-01-161-0/+50
* Add support for non-zero __builtin_return_address values on X86.Bill Wendling2009-01-161-0/+22
* Added missing support to widen an operand from a bit convert.Mon P Wang2009-01-151-0/+10
* Expand insert/extract of a <4 x i32> with a variable index.Mon P Wang2009-01-151-0/+15
* Add the private linkage.Rafael Espindola2009-01-151-0/+20
* Disable the register+memory forms of the bt instructions for now. ThanksDan Gohman2009-01-131-1/+6
* When replacing uses and the same node is reachedDuncan Sands2009-01-131-0/+21
* FIX llvm-gcc bootstrap on x86_64 linux. If a virtual register is copied to a ...Evan Cheng2009-01-131-0/+84
* Use DebugInfo interface to lower dbg_* intrinsics.Devang Patel2009-01-131-2/+3
* Fix PR3241: Currently EmitCopyFromReg emits a copy from the physical register...Evan Cheng2009-01-121-0/+26
* This is a dup of pr2659.ll.Evan Cheng2009-01-101-41/+0
* Duplicated node may produce a non-physical register def.Evan Cheng2009-01-091-0/+41
* Add test case from PR2659.Evan Cheng2009-01-091-0/+30
* PR2659 was fixed by r61847. Add the testcase as a regression test.Dan Gohman2009-01-091-0/+33
* The coalescer does not coalesce a virtual register to a physical register if ...Evan Cheng2009-01-071-0/+24
* add a testcase.Chris Lattner2009-01-071-0/+56
* Add patterns to match conditional moves with loads foldedDan Gohman2009-01-071-0/+10
* X86_COND_C and X86_COND_NC are alternate mnemonics forDan Gohman2009-01-072-3/+3
* Now that fold-pcmpeqd-0.ll is effectively testing that scheduling helpsDan Gohman2009-01-061-0/+83
* Revert r42653 and forward-port the code that lets INC64_32r beDan Gohman2009-01-061-0/+21
* Use a latency value of 0 for the artificial edges inserted byDan Gohman2009-01-061-1/+1
* Find loop back edges only after empty blocks are eliminated.Evan Cheng2009-01-051-1/+1
* Fix a DAGCombiner abort on an invalid shift count constant. This fixes PR3250.Dan Gohman2009-01-031-0/+17
* Do not isel load folding bt instructions for pentium m, core, core2, and AMD ...Evan Cheng2009-01-021-0/+2
* Use movaps / movd to extract vector element 0 even with sse4.1. It's still ch...Evan Cheng2009-01-027-15/+15
* add PR #Chris Lattner2008-12-251-0/+1
* Add a simple pattern for matching 'bt'.Chris Lattner2008-12-251-0/+20
* Fix a compiler-abort on a testcase where the stack-pointer is added toDan Gohman2008-12-241-0/+33
* Add another permutation where we should get rid of a-a.Dale Johannesen2008-12-231-0/+24
* Added shuffle and splat test cases for r61365.Mon P Wang2008-12-233-0/+192
* One more permutation of subtracting off a base value.Dale Johannesen2008-12-231-0/+14
* Fix fast-isel to not emit invalid assembly when presented with aDan Gohman2008-12-201-0/+7
* Use the correct Preds and Succs lists in setHeightDirty()Dan Gohman2008-12-202-1/+30
* Fix PR3149. If an early clobber def is a physical register and it is tied to ...Evan Cheng2008-12-191-0/+32
* - CodeGenPrepare does not split loop back edges but it only knows about back ...Evan Cheng2008-12-192-1/+51
* Fix bug 3202.Rafael Espindola2008-12-191-0/+12
* Fix test to account for generating some vector code for mul v2i64 insteadMon P Wang2008-12-181-2/+2
* Added some basic test cases for r61209Mon P Wang2008-12-1818-0/+564
generated by cgit v1.1 at 2024-12-26 06:12:47 +0000