aboutsummaryrefslogtreecommitdiffstats
path: root/test/MC/Disassembler/XCore
Commit message (Expand)AuthorAgeFilesLines
* Update LLVM for rebase to r212749.Stephen Hines2014-07-211-2/+1
* [tests] Cleanup initialization of test suffixes.Daniel Dunbar2013-08-161-2/+0
* [XCore] Add LDAPB instructions.Richard Osborne2013-05-051-0/+6
* [XCore] Add BLRB instructions.Richard Osborne2013-05-051-0/+6
* Use object file specific section type for initial text sectionNico Rieck2013-04-141-1/+0
* [XCore] Add bru instruction.Richard Osborne2013-04-041-0/+3
* [XCore] The RRegs register class is a superset of GRRegs.Richard Osborne2013-04-041-0/+48
* [XCore] Check disassembly of the st8 instruction.Richard Osborne2013-04-031-0/+3
* [XCore] Update disassembler test to improve coverage of the instructions.Richard Osborne2013-04-031-6/+6
* [XCore] Add missing 2r instructions.Richard Osborne2013-02-171-0/+9
* [XCore] Add TSETR instruction.Richard Osborne2013-02-171-0/+3
* [XCore] Add missing u10 / lu10 instructions.Richard Osborne2013-02-171-0/+12
* [XCore] Add missing u6 / lu6 instructions.Richard Osborne2013-02-171-0/+36
* [XCore] Add missing l2rus instructions.Richard Osborne2013-01-271-0/+6
* [XCore] Add missing l2r instructions.Richard Osborne2013-01-271-0/+12
* [XCore] Add missing 1r instructions.Richard Osborne2013-01-271-0/+27
* [XCore] Add missing 0r instructions.Richard Osborne2013-01-271-0/+51
* Add instruction encodings / disassembly support for l4r instructions.Richard Osborne2013-01-251-0/+11
* Add instruction encodings / disassembly support for l5r instructions.Richard Osborne2013-01-251-0/+11
* Add instruction encodings / disassembly support for l6r instructions.Richard Osborne2013-01-231-0/+5
* Add instruction encodings / disassembly support for u10 / lu10 instructions.Richard Osborne2013-01-221-0/+14
* Add instruction encodings / disassembly support for u6 / lu6 instructions.Richard Osborne2013-01-211-0/+50
* Add instruction encoding / disassembly support for ru6 / lru6 instructions.Richard Osborne2013-01-211-0/+80
* Add instruction encodings / disassembly support for l2rus instructions.Richard Osborne2013-01-201-0/+11
* Add instruction encodings / disassembly support for l3r instructions.Richard Osborne2013-01-201-0/+44
* Add instruction encodings / disassembler support for 2rus instructions.Richard Osborne2013-01-201-0/+23
* Add instruction encodings / disassembly support 3r instructions.Richard Osborne2013-01-201-0/+38
* Add instruction encodings / disassembly support for l2r instructions.Richard Osborne2012-12-171-0/+32
* Add instruction encodings for PEEK and ENDIN.Richard Osborne2012-12-171-0/+6
* Add instruction encodings / disassembly support for rus instructions.Richard Osborne2012-12-171-0/+20
* Add instruction encodings for ZEXT and SEXT.Richard Osborne2012-12-171-0/+6
* Add instruction encodings / disassembly support for 2r instructions.Richard Osborne2012-12-171-0/+74
* Add instruction encodings / disassembly support for 0r instructions.Richard Osborne2012-12-171-0/+20
* Add tests for disassembly of 1r XCore instructions.Richard Osborne2012-12-162-0/+45