aboutsummaryrefslogtreecommitdiffstats
path: root/test/MC
Commit message (Expand)AuthorAgeFilesLines
...
* Fix the bug where the immediate shift amount for Thumb logical shift instruct...Johnny Chen2011-04-111-0/+6
* Check invalid register encodings for LdFrm/StFrm ARM instructions and flag th...Johnny Chen2011-04-114-0/+34
* fix rdar://8735979 - "int 3" doesn't match to "int3". Unfortunately,Chris Lattner2011-04-091-0/+4
* Don't store Twine temporaries, it's not safe.Benjamin Kramer2011-04-091-1/+5
* Hanlde the checking of bad regs for SMMLAR properly, instead of asserting.Johnny Chen2011-04-081-0/+3
* Sanity check the option operand for DMB/DSB.Johnny Chen2011-04-083-0/+38
* MOVi16 and MOVTi16 does not allow pc as the dest register, while MOVi allows it.Johnny Chen2011-04-082-0/+16
* Add sanity checking for bad register specifier(s) for the DPFrm instructions.Johnny Chen2011-04-084-0/+50
* Update testsRafael Espindola2011-04-0730-71/+71
* Add a VEXT test.Johnny Chen2011-04-071-0/+3
* Add support for .skip.Rafael Espindola2011-04-071-0/+5
* Add sanity checking for invalid register encodings for signed/unsigned extend...Johnny Chen2011-04-072-0/+17
* Add sanity checking for invalid register encodings for saturating instructions.Johnny Chen2011-04-071-0/+11
* Add some more comments about checkings of invalid register numbers.Johnny Chen2011-04-072-0/+14
* Sanity check MSRi for invalid mask values and reject it as invalid.Johnny Chen2011-04-071-0/+12
* The ARM disassembler was not recognizing USADA8 instruction. Need to add che...Johnny Chen2011-04-071-0/+3
* Should also check SMLAD for invalid register values.Johnny Chen2011-04-071-0/+11
* A8.6.393Johnny Chen2011-04-061-0/+11
* A8.6.92 MCR (Encoding A1): if coproc == '101x' then SEE "Advanced SIMD and VFP"Johnny Chen2011-04-063-0/+16
* Fix a bug in the disassembly of VGETLNs8 where the lane index was wrong.Johnny Chen2011-04-061-0/+3
* Add a missing opcode (SMLSLDX) to BadRegsMulFrm() function.Johnny Chen2011-04-061-1/+4
* Fix a typo in the handling of PKHTB opcode, plus add sanity check for illegal...Johnny Chen2011-04-051-3/+6
* A7.3 register encodingJohnny Chen2011-04-052-1/+11
* ARM disassembler was erroneously accepting an invalid RSC instruction.Johnny Chen2011-04-051-0/+9
* ARM disassembler was erroneously accepting an invalid LSL instruction.Johnny Chen2011-04-051-0/+9
* The r128085 checkin modified the operand ordering for MRC/MRC2 instructions.Johnny Chen2011-04-051-0/+3
* ARM disassembler should flag (rGPRRegClassID, r13|r15) as an error.Johnny Chen2011-04-052-4/+5
* LDRD now prints out two dst registers.Johnny Chen2011-04-051-1/+1
* Constants with multiple encodings (ARM):Johnny Chen2011-04-052-6/+6
* Check for invalid register encodings for UMAAL and friends where:Johnny Chen2011-04-051-0/+11
* Fix SRS/SRSW encoding bits.Johnny Chen2011-04-052-0/+24
* Fix incorrect alignment for NEON VST2b32_UPD.Johnny Chen2011-04-041-0/+3
* - Implement asm parsing support for LDRSBT, LDRHT, LDRSHT and STRHTBruno Cardoso Lopes2011-04-041-0/+18
* Add support for the VIA PadLock instructions.Joerg Sonnenberger2011-04-041-0/+53
* Fixed a bug in disassembly of STR_POST, where the immediate is the second ope...Johnny Chen2011-04-021-0/+3
* Fixed MOVr for "should be" encoding bits for Inst{19-16} = 0b0000.Johnny Chen2011-04-011-0/+13
* MOVs should have Inst{19-16} as 0b0000, otherwise, the instruction is UNPREDI...Johnny Chen2011-04-011-0/+17
* Fix the instruction table entries for AI1_adde_sube_s_irs multiclass definiti...Johnny Chen2011-04-011-0/+7
* Fix a LDRT/LDRBT decoding bug where for Encoding A2, if Inst{4} != 0, we shou...Johnny Chen2011-04-012-0/+15
* Fix LDRi12 immediate operand, which was changed to be the second operand in $...Johnny Chen2011-04-011-0/+9
* Apply again changes to support ARM memory asm parsing. I removedBruno Cardoso Lopes2011-03-311-0/+34
* Add a test case for a malformed LDC/LDC2 instructions with PUDW = 0b0000, whichJohnny Chen2011-03-311-0/+11
* Fix single word and unsigned byte data transfer instruction encodings so thatJohnny Chen2011-03-311-0/+4
* Add BLXi to the instruction table for disassembly purpose.Johnny Chen2011-03-311-0/+3
* Remove stray empty test file.Daniel Dunbar2011-03-311-0/+0
* Revert r128632 again, until I figure out what break the testsBruno Cardoso Lopes2011-03-311-38/+0
* Reapply r128585 without generating a lib depedency cycle. An updated log:Bruno Cardoso Lopes2011-03-311-0/+38
* Revert "- Implement asm parsing support for LDRT, LDRBT, STRT, STRBT and"Matt Beaumont-Gay2011-03-311-34/+0
* - Implement asm parsing support for LDRT, LDRBT, STRT, STRBT andBruno Cardoso Lopes2011-03-301-0/+34
* Add a test case for thumb stc2 instruction.Johnny Chen2011-03-301-0/+3