aboutsummaryrefslogtreecommitdiffstats
path: root/test/MC
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master LLVM for rebase to r235153Pirama Arumuga Nainar2015-05-18159-301/+3893
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-0969-94/+4738
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-23276-11762/+21211
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-02290-1655/+18617
* Update LLVM for rebase to r212749.Stephen Hines2014-07-21194-555/+3570
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-29319-8859/+22226
* Update to LLVM 3.5a.Stephen Hines2014-04-24474-180258/+47484
* Merging r196104:Bill Wendling2013-12-021-0/+14
* Merged from r195975 and r195976.Daniel Sanders2013-12-011-0/+16437
* --- Reverse-merging r195823 into '.':Bill Wendling2013-12-012-9/+15
* Merging r195936:Bill Wendling2013-12-011-0/+17
* Merging r195903:Bill Wendling2013-12-011-1/+3
* Merging r195677:Bill Wendling2013-12-012-0/+30
* Merging r195803:Bill Wendling2013-12-013-0/+33
* Merging r195788:Bill Wendling2013-12-013-0/+377
* Merging r195798:Bill Wendling2013-11-272-15/+9
* Merging r195148:Bill Wendling2013-11-271-0/+188
* Merging r195682:Bill Wendling2013-11-261-16/+16
* Merging r195679:Bill Wendling2013-11-261-2/+25
* Merging r195591:Bill Wendling2013-11-251-7/+7
* Merging r195330:Bill Wendling2013-11-251-0/+26
* Merging r195152:Bill Wendling2013-11-204-19/+13
* Implement AArch64 neon instructions class SIMD lsone and SIMD lone-post.Hao Liu2013-11-193-0/+528
* implement MC layer of AArch64 neon instruction PMULL and PMULL2 with 128 bit ...Kevin Qin2013-11-192-0/+16
* Add predicate for AArch64 crypto instructions.Jiangning Liu2013-11-191-1/+3
* [Mips] Support for MicroMips STO refactoring.Jack Carter2013-11-194-13/+19
* Revert "COFF: Emit all MCSymbols rather than filtering out some of them"Reid Kleckner2013-11-183-10/+14
* [mips][msa] Update encoding of bnz.v (typo).Matheus Almeida2013-11-181-2/+2
* [mips][msa] Fix immediate value of LSA instruction as it was being wrongly en...Matheus Almeida2013-11-181-1/+10
* [AArch64 NEON]Add mov alias for simd copy instructions.Kevin Qin2013-11-181-10/+36
* Use instr mapping for microMIPS in llvm-mc.Zoran Jovanovic2013-11-151-12/+12
* Add test case for AArch64 NEON instruction set misc.Kevin Qin2013-11-141-0/+646
* Implement aarch64 neon instruction class SIMD misc.Kevin Qin2013-11-141-0/+1034
* Implement AArch64 NEON instruction set AdvSIMD (table).Jiangning Liu2013-11-143-1/+144
* [SystemZ] Add the general form of BCRRichard Sandiford2013-11-133-0/+144
* Fix bug in .gpword directive parsing.Vladimir Medic2013-11-131-1/+2
* Support for microMIPS trap instruction with immediate operands.Zoran Jovanovic2013-11-133-0/+54
* This patch fixes a bug in floating point operands parsing, when instruction a...Vladimir Medic2013-11-131-1/+3
* ARM: diagnose invalid system LDM/STMTim Northover2013-11-121-0/+5
* [AArch64] Implemented AdvSIMD scalar x indexed element format and AdvSIMD scalarChad Rosier2013-11-1210-6/+674
* [ARM] Add support for MVFR2 which is new in ARMv8Artyom Skrobov2013-11-113-0/+16
* [AArch64] Add support for NEON scalar floating-point convert to fixed-point i...Chad Rosier2013-11-113-0/+72
* X86: Assembly files with .cfi_cfa_def shouldn't hit llvm_unreachable()Jim Grosbach2013-11-081-0/+73
* [ARM] Handling for coprocessor instructions that are undefined starting from ...Artyom Skrobov2013-11-083-2992/+218
* [ARM] Handling for coprocessor instructions that are undefined starting from ...Artyom Skrobov2013-11-081-0/+167
* [ARM] Handling for coprocessor instructions that are undefined starting from ...Artyom Skrobov2013-11-081-0/+35
* Test for microMIPS trap instructions.Zoran Jovanovic2013-11-081-0/+32
* [mips][msa] Update encoding of LDI instruction.Matheus Almeida2013-11-081-4/+4
* [ARM] In ARMAsmParser, MatchCoprocessorOperandName() permitted p10 and p11 as...Artyom Skrobov2013-11-084-26/+31
* Support for microMIPS trap instructions 1.Zoran Jovanovic2013-11-072-0/+36
generated by cgit v1.1 at 2024-04-28 20:05:00 +0000