aboutsummaryrefslogtreecommitdiffstats
path: root/test
Commit message (Expand)AuthorAgeFilesLines
* Allow merging multiple store sequences on the same chain.Nadav Rotem2012-12-021-0/+31
* Fix a bug in FileCheck that wouldn't let define variables as follows:Eli Bendersky2012-12-022-1/+9
* Fix an invalid regex in the testEli Bendersky2012-12-021-1/+1
* Support referencing variables defined on the same line.Eli Bendersky2012-12-011-0/+16
* SROA: Avoid struct and array types early to avoid creating an overly large in...Benjamin Kramer2012-12-011-0/+13
* Revert previous check in r168581, r169079 as they are still in code review st...Zhou Sheng2012-12-011-8309/+0
* The patch is to improve the memory footprint of pass GlobalOpt. Zhou Sheng2012-12-011-0/+8309
* misched: Fix RegisterPressureTracker handling of DebugVals.Andrew Trick2012-12-011-0/+43
* misched: Fix the DAG builder to handle an undef operand at ExitSU.Andrew Trick2012-12-011-0/+26
* misched: Fix LiveInterval update to better handle DebugVal.Andrew Trick2012-12-011-0/+50
* misched: fix RegionBegin when DebugValues get shuffled to the top.Andrew Trick2012-12-011-0/+85
* Simplify REG_SEQUENCE lowering.Jakob Stoklund Olesen2012-12-011-3/+3
* Add some first skeleton work for the DWARF5 Fission proposal. EmitEric Christopher2012-11-301-0/+26
* test/CodeGen/PowerPC/vec_mul.ll: Add a triple. Thanks, Hal.Chad Rosier2012-11-301-3/+3
* Codegen failure for vmull with small vectorsSebastian Pop2012-11-301-0/+150
* test/CodeGen/PowerPC/vec_mul.ll: Fix register operands.Chad Rosier2012-11-301-2/+2
* test/CodeGen/PowerPC: Add explicit -march=ppc32.NAKAMURA Takumi2012-11-302-2/+2
* This patch fixes the Altivec addend construction for the fused multiply-addAdhemerval Zanella2012-11-302-10/+33
* [msan] Tests for vector manipulation instructions.Evgeniy Stepanov2012-11-301-0/+37
* Fix logic to determine whether to turn a switch into a lookup table. WhenEvan Cheng2012-11-301-0/+26
* Modified dump() to provide a littlePreston Briggs2012-11-302-4/+4
* Fixed the arm disassembly of invalid BFI instructions to not build a bad MCInstKevin Enderby2012-11-291-0/+11
* Add a FileCheck test that makes sure two different CHECKs won't match theEli Bendersky2012-11-291-0/+8
* rdar://12100355 (part 1)Shuxin Yang2012-11-291-0/+76
* Handle the situation where CodeGenPrepare removes a reference to a BB that hasBill Wendling2012-11-291-0/+23
* instcombine: Migrate puts optimizationsMeador Inge2012-11-292-15/+31
* Follow up to 168711: It's safe to base this analysis on the found compare, ju...Benjamin Kramer2012-11-291-0/+49
* fix a typoShuxin Yang2012-11-291-1/+1
* instcombine: Migrate fputs optimizationsMeador Inge2012-11-293-31/+45
* instcombine: Migrate fwrite optimizationsMeador Inge2012-11-292-13/+57
* instcombine: Migrate fprintf optimizationsMeador Inge2012-11-294-59/+80
* Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.Silviu Baranga2012-11-291-0/+61
* Teach the legalizer how to handle operands for VSELECT nodesJustin Holewinski2012-11-291-0/+16
* Allow targets to prefer TypeSplitVector over TypePromoteInteger when computin...Justin Holewinski2012-11-291-0/+19
* [msan] Propagate shadow through (x<0) and (x>=0) comparisons.Evgeniy Stepanov2012-11-291-0/+47
* [msan] Fix shadow & origin store & load alignment.Evgeniy Stepanov2012-11-291-0/+25
* [msan] Add a test for r168873.Evgeniy Stepanov2012-11-291-0/+2
* [msan] Update tests (broken in r168873).Evgeniy Stepanov2012-11-291-5/+3
* Initial commit of MemorySanitizer.Evgeniy Stepanov2012-11-292-0/+236
* [asan] when checking the noreturn attribute on the call, also check it on the...Kostya Serebryany2012-11-291-2/+13
* Instruction::isAssociative() returns true for fmul/fadd if they are tagged "u...Shuxin Yang2012-11-291-0/+32
* Avoid rewriting instructions twice.Jakob Stoklund Olesen2012-11-291-0/+41
* When combining consecutive stores allow loads in between the stores, if the l...Nadav Rotem2012-11-291-0/+52
* ARM: Implement CanLowerReturn so large vectors get expanded into sret.Benjamin Kramer2012-11-281-0/+12
* Fix initial frame state on powerpc64.Ulrich Weigand2012-11-281-0/+41
* Add error handling in getInt.Patrik Hägglund2012-11-281-2/+1
* [asan] Split AddressSanitizer into two passes (FunctionPass, ModulePass), LLV...Kostya Serebryany2012-11-282-2/+2
* misched: Analysis that partitions the DAG into subtrees.Andrew Trick2012-11-281-0/+68
* misched: better alias analysis.Andrew Trick2012-11-281-0/+127
* BBVectorize: Correctly merge SubclassOptionalDataHal Finkel2012-11-281-0/+24