aboutsummaryrefslogtreecommitdiffstats
path: root/test
Commit message (Expand)AuthorAgeFilesLines
* This commit introduces two fake instructions MORESTACK_RET andRafael Espindola2011-10-261-1/+1
* Make sure short memsets on ARM lower to stores, even when optimizing for size.Lang Hames2011-10-261-0/+18
* The maximum power of 2 dividing a power of 2 is itself. This occursDuncan Sands2011-10-261-0/+12
* Thumb2 remove redundant ".w" suffix from t2MVNCCi pattern.Jim Grosbach2011-10-261-1/+1
* My super-optimizer noticed that we weren't folding this expression toDuncan Sands2011-10-261-0/+31
* Revert r142530 at least temporarily while a discussion is had on llvm-commits...James Molloy2011-10-261-26/+0
* Revert part of r142530. The patch potentially hurts performance especiallyEvan Cheng2011-10-261-1/+0
* The bitcode reader can create an shuffle with a place holder mask which it willMon P Wang2011-10-261-0/+31
* Object: change test to create archive.Michael J. Spencer2011-10-253-2/+15
* Add a few test cases to ensure the bitcode reader is backward compatible withChad Rosier2011-10-254-0/+10
* Simplify tests by not piping them through llvm-dis.Chad Rosier2011-10-252-4/+5
* Restore commits 142790 and 142843 - they weren't breaking the buildDuncan Sands2011-10-252-1/+62
* Fix the API usage in loop probability heuristics. It was incorrectlyChandler Carruth2011-10-251-0/+365
* Speculatively revert commits 142790 and 142843 to see if it fixesDuncan Sands2011-10-252-62/+1
* Fix these test cases to not use .bc files. Otherwise, we run into issues withChad Rosier2011-10-254-2/+97
* ARM assembly parsing and encoding for VLD1 with writeback.Jim Grosbach2011-10-251-0/+20
* Remove the Blackfin backend.Dan Gohman2011-10-2553-1363/+0
* Remove the SystemZ backend.Dan Gohman2011-10-2468-2502/+0
* ARM assembly parsing and encoding for VLD1 w/ writeback.Jim Grosbach2011-10-241-0/+20
* Don't crash on variable insertelement on ARM. PR10258.Eli Friedman2011-10-241-0/+7
* Check the visibility of the global variable before placing it into the stubsBill Wendling2011-10-241-0/+36
* ARM assembly parsing and encoding for VLD1 w/ writeback.Jim Grosbach2011-10-241-11/+47
* Now that we look at all the header PHIs, we need to consider all the header PHIsNick Lewycky2011-10-241-0/+29
* Fix a NEON disassembly case that was broken in the recent refactorings. As m...Owen Anderson2011-10-241-0/+4
* Remove the explicit request for "Latency" scheduling from MSP430,Dan Gohman2011-10-242-2/+2
* Change the default scheduler from Latency to ILP, since LatencyDan Gohman2011-10-2417-233/+183
* Update test for r142801.Jim Grosbach2011-10-241-1/+1
* XFAIL test on leak checkers.Benjamin Kramer2011-10-241-0/+1
* Remove return heuristics from the static branch probabilities, andChandler Carruth2011-10-241-0/+79
* Reapply r142781 with fix. Original message:Nick Lewycky2011-10-241-1/+33
* A dead malloc, a free(NULL) and a free(undef) are all trivially deadNick Lewycky2011-10-241-2/+1
* Speculatively revert r142781. Bots are showingNick Lewycky2011-10-241-33/+1
* Enhance SCEV's brute force loop analysis to handle multiple PHI nodes in theNick Lewycky2011-10-231-1/+33
* Add X86 SARX, SHRX, and SHLX instructions.Craig Topper2011-10-233-0/+103
* Teach the BranchProbabilityInfo pass to print its results, and use thatChandler Carruth2011-10-232-0/+93
* Completely re-write the algorithm behind MachineBlockPlacement based onChandler Carruth2011-10-231-2/+1
* Add X86 RORX instructionCraig Topper2011-10-233-0/+50
* The element insertion code in scalar replacement doesn't handle incorrectCameron Zwarich2011-10-231-0/+19
* Add X86 MULX instruction for disassembler.Craig Topper2011-10-232-0/+24
* Oops! Fix test I forgot to submit as part of r142735.Nick Lewycky2011-10-221-2/+2
* A non-escaping malloc in the entry block is not unlike an alloca. Do dead-storeNick Lewycky2011-10-221-0/+8
* Make SCEV's brute force analysis stronger in two ways. Firstly, we should beNick Lewycky2011-10-221-0/+33
* Fix pr11193.Nadav Rotem2011-10-221-0/+15
* Assembly parsing for 4-register sequential variant of VLD2.Jim Grosbach2011-10-211-6/+6
* Assembly parsing for 2-register sequential variant of VLD2.Jim Grosbach2011-10-211-7/+7
* Remap blockaddress correctly when inlining a function. Fixes PR10162.Eli Friedman2011-10-211-0/+27
* Assembly parsing for 4-register variant of VLD1.Jim Grosbach2011-10-211-0/+9
* Assembly parsing for 3-register variant of VLD1.Jim Grosbach2011-10-211-1/+8
* Extend instcombine's shufflevector simplification to handle more cases where ...Eli Friedman2011-10-211-0/+46
* ARM VLD parsing and encoding.Jim Grosbach2011-10-211-8/+8