aboutsummaryrefslogtreecommitdiffstats
path: root/test
Commit message (Expand)AuthorAgeFilesLines
* Improve sub-register def handling in ProcessImplicitDefs.Jakob Stoklund Olesen2012-01-251-0/+24
* Properly emit ctors / dtors with priorities into desired sectionsAnton Korobeynikov2012-01-252-16/+24
* ARM assemly parsing and validation of IT instruction.Jim Grosbach2012-01-251-0/+11
* Support pointer comparisons against constants, when looking at the inline-costNick Lewycky2012-01-251-0/+39
* Modify MipsFrameLowering::emitPrologue and emitEpilogue.Akira Hatanaka2012-01-251-2/+2
* Lower 64-bit immediates using MipsAnalyzeImmediate that has just been added. Akira Hatanaka2012-01-251-7/+16
* NEON VLD4(all lanes) assembly parsing and encoding.Jim Grosbach2012-01-251-0/+40
* NEON VLD3(all lanes) assembly parsing and encoding.Jim Grosbach2012-01-241-0/+41
* Set correct <def,undef> flags when lowering REG_SEQUENCE.Jakob Stoklund Olesen2012-01-242-1/+44
* Pattern for f32 to i64 conversion.Akira Hatanaka2012-01-241-0/+7
* ARM Darwin symbol ref differences w/o subsection-via-symbols.Jim Grosbach2012-01-241-0/+18
* Intel Syntax: Extend special hand coded logic, to recognize special instructi...Devang Patel2012-01-241-0/+3
* 64-bit sign extension in register instructions.Akira Hatanaka2012-01-241-8/+4
* [asan] enable asan only for the functions that have Attribute::AddressSafetyKostya Serebryany2012-01-243-4/+4
* NEON VST4(one lane) assembly parsing and encoding.Jim Grosbach2012-01-241-11/+33
* NEON VLD4(one lane) assembly parsing and encoding.Jim Grosbach2012-01-241-11/+33
* Add an (interleave A, B, ...) SetTheory operator.Jakob Stoklund Olesen2012-01-241-0/+7
* NEON Two-operand assembly aliases for VSRA.Jim Grosbach2012-01-241-33/+71
* Remove redundant test file.Jim Grosbach2012-01-241-98/+0
* NEON Two-operand assembly aliases for VSLI.Jim Grosbach2012-01-241-16/+33
* NEON Two-operand assembly aliases for VSRI.Jim Grosbach2012-01-241-16/+33
* Tidy up.Jim Grosbach2012-01-241-32/+41
* ZERO_EXTEND operation is optimized for AVX.Elena Demikhovsky2012-01-241-0/+17
* An option to selectively enable part of ARM EHABI support.Evgeniy Stepanov2012-01-241-0/+1
* Fix the testcases for the previous patch.Eric Christopher2012-01-244-9/+7
* NEON VST4(multiple 4 element structures) assembly parsing.Jim Grosbach2012-01-241-17/+39
* NEON VLD4(multiple 4 element structures) assembly parsing.Jim Grosbach2012-01-241-19/+39
* Revert r148686 (and r148694, a fix to it) due to a serious layeringChandler Carruth2012-01-241-3/+2
* NEON VST3(single element from one lane) assembly parsing.Jim Grosbach2012-01-241-0/+35
* NEON VST3(multiple 3-element structures) assembly parsing.Jim Grosbach2012-01-231-19/+39
* NEON VLD3(multiple 3-element structures) assembly parsing.Jim Grosbach2012-01-232-65/+73
* Intel syntax: Robustify parsing of memory operand's displacement experssion.Devang Patel2012-01-231-2/+4
* NEON VLD3 lane-indexed assembly parsing and encoding.Jim Grosbach2012-01-231-11/+33
* Add support for .cfi_signal_frame. Fixes pr11762.Rafael Espindola2012-01-231-0/+23
* Fix PR11829. PostRA LICM was too aggressive.Jakob Stoklund Olesen2012-01-231-0/+105
* Intel syntax: Parse memory operand with empty base reg, e.g. DWORD PTR [4*RDI]Devang Patel2012-01-231-1/+3
* Simplify some NEON assembly pseudo definitions.Jim Grosbach2012-01-231-8/+8
* Intel syntax: Parse segment registers.Devang Patel2012-01-231-0/+2
* An option to selectively enable parts of ARM EHABI support.Evgeniy Stepanov2012-01-231-2/+3
* Make Value::isDereferenceablePointer() handle unreachable code blocks. (ThisNick Lewycky2012-01-231-0/+28
* Add fused multiple+add instructions from VFPv4.Anton Korobeynikov2012-01-221-0/+68
* Intel syntax: Robustify register parsing.Devang Patel2012-01-201-0/+2
* Handle a corner case with IV chain collection with bailout instead of assert.Andrew Trick2012-01-201-0/+43
* Test case comments missing from my previous checkin.Andrew Trick2012-01-201-0/+5
* Intel syntax: Parse ... PTR [-8]Devang Patel2012-01-201-1/+2
* Intel syntax: For now, disable ambiguous JMP64pcrel32 for intel syntax.Devang Patel2012-01-201-1/+4
* ARM vector any_extends need to be selected to vmovl. <rdar://problem/10723651>Bob Wilson2012-01-201-0/+17
* VST2 four-register w/ update pseudos for fixed/register update.Jim Grosbach2012-01-201-0/+9
* NEON use vmov.i32 to splat some f32 values into vectors.Jim Grosbach2012-01-201-0/+8
* Fix CountCodeReductionForAlloca to more accurately represent what SROA can andNick Lewycky2012-01-201-0/+44