index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
utils
/
TableGen
/
EDEmitter.cpp
Commit message (
Expand
)
Author
Age
Files
Lines
*
ARM: NEON SHLL instruction immediate operand range checking.
Jim Grosbach
2011-12-07
1
-0
/
+6
*
ARM NEON VEXT aliases for data type suffices.
Jim Grosbach
2011-12-02
1
-0
/
+2
*
ARM parsing for VLD1 two register all lanes, no writeback.
Jim Grosbach
2011-11-30
1
-0
/
+1
*
llvm_unreachable() is not for user diagnostics....
Jim Grosbach
2011-11-30
1
-1
/
+1
*
ARM parsing aliases for VLD1 single register all lanes.
Jim Grosbach
2011-11-30
1
-0
/
+1
*
Add vmov.f32 to materialize f32 immediate splats which cannot be handled by
Evan Cheng
2011-11-15
1
-0
/
+1
*
Assembly parsing for 2-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
1
-0
/
+1
*
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
1
-0
/
+1
*
Assembly parsing for 3-register variant of VLD1.
Jim Grosbach
2011-10-21
1
-0
/
+1
*
ARM VLD parsing and encoding.
Jim Grosbach
2011-10-21
1
-0
/
+1
*
ARM VTBL (one register) assembly parsing and encoding.
Jim Grosbach
2011-10-18
1
-0
/
+1
*
ARM assembly parsing and encoding for VMOV.i64.
Jim Grosbach
2011-10-18
1
-0
/
+1
*
ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i32.
Jim Grosbach
2011-10-18
1
-0
/
+2
*
ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i16.
Jim Grosbach
2011-10-17
1
-0
/
+1
*
ARM NEON "vmov.i8" immediate assembly parsing and encoding.
Jim Grosbach
2011-10-17
1
-0
/
+1
*
ARM parsing and encoding for the <option> form of LDC/STC instructions.
Jim Grosbach
2011-10-12
1
-0
/
+1
*
Emit full ED initializers even for pseudo-instructions.
Jakob Stoklund Olesen
2011-10-10
1
-14
/
+14
*
Insert dummy ED table entries for pseudo-instructions.
Jakob Stoklund Olesen
2011-10-10
1
-3
/
+3
*
ARM NEON assembly parsing and encoding for VDUP(scalar).
Jim Grosbach
2011-10-07
1
-0
/
+3
*
Fix assembling of xchg %eax, %eax to not use the NOP encoding of 0x90. This w...
Craig Topper
2011-10-06
1
-0
/
+3
*
Move TableGen's parser and entry point into a library
Peter Collingbourne
2011-10-01
1
-1
/
+1
*
ASR #32 is not allowed on Thumb2 USAT and SSAT instructions.
Owen Anderson
2011-09-26
1
-0
/
+1
*
Thumb2 assembly parsing and encoding for TBB/TBH.
Jim Grosbach
2011-09-19
1
-0
/
+2
*
Thumb2 assembly parsing and encoding for LDREX/LDREXB/LDREXD/LDREXH.
Jim Grosbach
2011-09-09
1
-0
/
+1
*
Thumb2 assembly parsing and encoding for LDRBT.
Jim Grosbach
2011-09-07
1
-0
/
+1
*
Thumb2 parsing and encoding for LDR(immediate).
Jim Grosbach
2011-09-07
1
-0
/
+1
*
Improve encoding support for BLX with immediat eoperands, and fix a BLX decod...
Owen Anderson
2011-08-26
1
-0
/
+1
*
Thumb parsing and encoding support for ADD SP instructions.
Jim Grosbach
2011-08-24
1
-1
/
+2
*
Thumb1 ADD/SUB SP instructions are predicable in Thumb2 mode.
Jim Grosbach
2011-08-24
1
-0
/
+1
*
Create a new register class for the set of all GPRs except the PC. Use it to...
Owen Anderson
2011-08-09
1
-0
/
+1
*
Fix encodings for Thumb ASR and LSR immediate operands. They encode the rang...
Owen Anderson
2011-08-08
1
-0
/
+2
*
LDCL_POST and STCL_POST need one's-complement offsets, rather than two's comp...
Owen Anderson
2011-08-04
1
-0
/
+1
*
ARM refactoring assembly parsing of memory address operands.
Jim Grosbach
2011-08-03
1
-2
/
+4
*
ARM: rename addrmode7 to addr_offset_none.
Jim Grosbach
2011-08-02
1
-1
/
+1
*
Fix llvm-mc handing of x86 instructions that take 8-bit unsigned immediates.
Kevin Enderby
2011-07-27
1
-0
/
+1
*
Split am2offset into register addend and immediate addend forms, necessary fo...
Owen Anderson
2011-07-26
1
-1
/
+2
*
ARM parsing and encoding for SVC instruction.
Jim Grosbach
2011-07-26
1
-0
/
+1
*
ARM assembly parsing and encoding for SSAT16 instruction.
Jim Grosbach
2011-07-25
1
-0
/
+1
*
ARM SSAT instruction 5-bit immediate handling.
Jim Grosbach
2011-07-22
1
-1
/
+1
*
Get rid of the extraneous GPR operand on so_reg_imm operands, which in turn n...
Owen Anderson
2011-07-21
1
-4
/
+6
*
Split up the ARM so_reg ComplexPattern into so_reg_reg and so_reg_imm, allowi...
Owen Anderson
2011-07-21
1
-1
/
+2
*
ARM PKH shift ammount operand printing tweaks.
Jim Grosbach
2011-07-20
1
-0
/
+2
*
ARM assembly parsing for MOV (immediate).
Jim Grosbach
2011-07-19
1
-0
/
+1
*
Range checking for CDP[2] immediates.
Jim Grosbach
2011-07-13
1
-0
/
+2
*
Give the ARM BKPT instruction the right operand type.
Jim Grosbach
2011-07-13
1
-0
/
+1
*
Resynchronize EDInfo.h and EDEmitter.cpp.
Shantonu Sen
2011-07-11
1
-14
/
+13
*
Don't require pseudo-instructions to carry encoding information.
Jim Grosbach
2011-07-06
1
-0
/
+5
*
ARM Assembly support for Thumb mov-immediate.
Jim Grosbach
2011-06-27
1
-0
/
+1
*
Fix ssat and ssat16 encodings for ARM and Thumb. The bit position value
Bruno Cardoso Lopes
2011-05-31
1
-0
/
+1
*
Fixed MC encoding for index_align for VLD1/VST1 (single element from one lane...
Mon P Wang
2011-05-09
1
-0
/
+1
[next]