aboutsummaryrefslogtreecommitdiffstats
path: root/utils/TableGen/InstrInfoEmitter.cpp
Commit message (Expand)AuthorAgeFilesLines
* Add a "Compare" flag to the target instruction descriptor. This will be usedBill Wendling2010-07-301-0/+1
* Start TargetRegisterClass indices at 0 instead of 1, so thatDan Gohman2010-06-181-1/+2
* How about ULL...Eric Christopher2010-06-091-1/+1
* Reapply r105521, this time appending "LLU" to 64 bitBruno Cardoso Lopes2010-06-081-1/+1
* Replace TSFlagsFields and TSFlagsShifts with a simpler TSFlags field.Jakob Stoklund Olesen2010-04-051-72/+12
* Teach TableGen to understand X.Y notation in the TSFlagsFields strings.Jakob Stoklund Olesen2010-03-251-1/+1
* Finally change the instruction looking map to be a densemap fromChris Lattner2010-03-191-7/+1
* make inst_begin/inst_end iterate over InstructionsByEnumValue.Chris Lattner2010-03-191-2/+2
* revert 98912Chris Lattner2010-03-191-2/+2
* make inst_begin/inst_end iterate over InstructionsByEnumValue.Chris Lattner2010-03-191-2/+2
* change Target.getInstructionsByEnumValue to return a referenceChris Lattner2010-03-191-2/+2
* Introduce a new CodeGenInstruction::ConstraintInfo classChris Lattner2010-02-101-1/+14
* move target-independent opcodes out of TargetInstrInfoChris Lattner2010-02-091-1/+1
* Remove DEBUG_DECLARE, looks like we don't need it.Dale Johannesen2010-01-151-2/+1
* Add DEBUG_DECLARE. Not used yet.Dale Johannesen2010-01-091-1/+2
* Add DEBUG_VALUE. Not used yet.Dale Johannesen2010-01-081-1/+2
* Rename usesCustomDAGSchedInserter to usesCustomInserter, and update aDan Gohman2009-10-291-2/+1
* Add instruction flags: hasExtraSrcRegAllocReq and hasExtraDefRegAllocReq. WhenEvan Cheng2009-10-011-0/+2
* Introduce the TargetInstrInfo::KILL machine instruction and get rid of theJakob Stoklund Olesen2009-09-281-1/+1
* prune the #includes in raw_ostream.h by moving a Chris Lattner2009-08-241-0/+1
* 1. Introduce a new TargetOperandInfo::getRegClass() helper methodChris Lattner2009-07-291-0/+3
* make ptr_rc derive from a new PointerLikeRegClass tblgen class.Chris Lattner2009-07-291-1/+1
* Replace std::iostreams with raw_ostream in TableGen.Daniel Dunbar2009-07-031-8/+7
* Rename COPY_TO_SUBCLASS to COPY_TO_REGCLASS, and generalizeDan Gohman2009-04-131-1/+1
* Add a new TargetInstrInfo MachineInstr opcode, COPY_TO_SUBCLASS.Dan Gohman2009-04-131-1/+2
* Rename isSimpleLoad to canFoldAsLoad, to better reflect its meaning.Dan Gohman2008-12-031-1/+1
* Add RCBarriers to TargetInstrDesc. It's a list of register classes the given ...Evan Cheng2008-10-171-1/+55
* Split ISD::LABEL into ISD::DBG_LABEL and ISD::EH_LABEL, eliminatingDan Gohman2008-07-011-1/+3
* Teach the DAGISelEmitter to not compute the variable_ops operandDan Gohman2008-05-311-12/+0
* Fix a tblgen problem handling variable_ops in tblgen instructionDan Gohman2008-05-291-0/+12
* Add a flag to indicate that an instruction is as cheap (or cheaper) than a moveBill Wendling2008-05-281-13/+14
* Move instruction flag inference out of InstrInfoEmitter and intoDan Gohman2008-04-031-133/+4
* Make insert_subreg a two-address instruction, vastly simplifying LowerSubregs...Christopher Lamb2008-03-161-1/+2
* Remove isImplicitDef TargetInstrDesc flag.Evan Cheng2008-03-151-1/+0
* Replace all target specific implicit def instructions with a target independe...Evan Cheng2008-03-151-1/+2
* SDIsel processes llvm.dbg.declare by recording the variable debug information...Evan Cheng2008-02-021-0/+1
* Simplify the side effect stuff a bit more and make licm/sinkingChris Lattner2008-01-101-2/+1
* Start inferring side effect information more aggressively, and fix many bugs ...Chris Lattner2008-01-101-22/+33
* if an instr lacks a pattern, assume it has side effects (unless never has s-e...Chris Lattner2008-01-101-1/+4
* start inferring 'no side effects'.Chris Lattner2008-01-101-54/+57
* Infer mayloadChris Lattner2008-01-101-3/+13
* realize that instructions who match intrinsics that read memory read memory.Chris Lattner2008-01-101-3/+12
* add a mayLoad property for machine instructions, a correlary to mayStore.Chris Lattner2008-01-081-12/+12
* rename TargetInstrDescriptor -> TargetInstrDesc.Chris Lattner2008-01-071-2/+2
* Rename all the M_* flags to be namespace qualified enums, and switch Chris Lattner2008-01-071-25/+25
* rename hasVariableOperands() -> isVariadic(). Add some comments.Chris Lattner2008-01-071-3/+3
* Move M_* flags down in the file. Move SchedClass up in the Chris Lattner2008-01-071-2/+2
* the name field of instructions is never set to a non-empty string, Chris Lattner2008-01-071-3/+3
* Add predicates methods to TargetOperandInfo, and switch all clients Chris Lattner2008-01-071-3/+3
* rename isLoad -> isSimpleLoad due to evan's desire to have such a predicate.Chris Lattner2008-01-061-2/+2