aboutsummaryrefslogtreecommitdiffstats
path: root/utils/TableGen
Commit message (Expand)AuthorAgeFilesLines
* Fixing a warning about control reaching the end of a non-void function.Aaron Ballman2013-08-161-0/+1
* [Mips][msa] Value types for MSA support.Jack Carter2013-08-131-0/+1
* Revert r188164: Stablize MCK_Reg ordering in AsmMatcherEmitterRichard Sandiford2013-08-121-21/+19
* Stablize MCK_Reg ordering in AsmMatcherEmitterRichard Sandiford2013-08-121-19/+21
* Remove some std stream usage from Support and TableGenReid Kleckner2013-08-061-1/+2
* Moving definition of MnemonicContainsDot field from class Instruction to clas...Vladimir Medic2013-08-011-2/+1
* Option parsing: remove non-SUPPORT_ALIASARGS fall-backHans Wennborg2013-07-311-14/+2
* Option parsing: add support for alias arguments.Hans Wennborg2013-07-311-3/+30
* comment typo.Andrew Trick2013-07-311-1/+1
* Revert "TableGen: Enumerate Schedule Model too."Tom Stellard2013-07-311-7/+0
* TableGen: Enumerate Schedule Model too.Vincent Lejeune2013-07-311-0/+7
* Fix register pressure tables on ARM.Andrew Trick2013-07-311-3/+31
* Add tracing to the tblgen register pressure table generator.Andrew Trick2013-07-311-7/+63
* Remove use of sprintf added to X86 disassembler tablegen code. Send message w...Craig Topper2013-07-281-4/+2
* fixed compilation issueElena Demikhovsky2013-07-281-0/+1
* Added encoding prefixes for KNL instructions (EVEX).Elena Demikhovsky2013-07-283-10/+261
* Using a different loop induction variable than the enclosing scope. No funct...Aaron Ballman2013-07-251-2/+2
* Fix a bug in TableGen where the intrinsic function name recognizer could mis-...Justin Holewinski2013-07-251-0/+18
* RegPressure: Order the "pressure sets" by number of regunits per set.Andrew Trick2013-07-253-8/+53
* Split generated asm mnemonic matching table into a separate table for each as...Craig Topper2013-07-241-38/+71
* Remove 'else' after 'return'. No functional change.Craig Topper2013-07-231-2/+1
* Remove trailing whitespace.Craig Topper2013-07-231-26/+26
* This patch allows targets to define weather the instruction mnemonics in asm ...Vladimir Medic2013-07-161-4/+7
* Teaching llvm-tblgen to not emit a switch statement when there are no case st...Aaron Ballman2013-07-153-53/+88
* Add 'const' qualifier to some arrays.Craig Topper2013-07-151-1/+1
* Use SmallVectorImpl& instead of SmallVector to avoid repeating small vector s...Craig Topper2013-07-143-4/+4
* Extend 'readonly' and 'readnone' to work on function arguments as well asNick Lewycky2013-07-063-1/+15
* Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid ...Craig Topper2013-07-041-2/+2
* Improve the compression of the tablegen DiffLists by introducing a new sortChad Rosier2013-06-272-4/+10
* TableGen: Generate a function for getting operand indices based on their defi...Tom Stellard2013-06-251-0/+130
* Add support for encoding the HLE XACQUIRE and XRELEASE prefixes.Stefanus Du Toit2013-06-181-0/+6
* Support BufferSize on ProcResGroup for unified MOp schedulers.Andrew Trick2013-06-153-6/+18
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-151-10/+7
* tblgen: Assert that InstRWs doesn't grows when we don't expect it.Benjamin Kramer2013-06-101-0/+1
* tblgen: always lookup values from the original vector as it could be grown un...Benjamin Kramer2013-06-091-6/+6
* CodeGenSchedule: Use resize instead of copying a vectorArnold Schwaighofer2013-06-071-2/+2
* CodeGenSchedule: smallvector.push_back(smallvector[0]) is dangerousArnold Schwaighofer2013-06-061-1/+3
* Remove unimplemented definition. Found using [-Wunused-member-function].Jakub Staszak2013-06-061-2/+0
* SubtargetEmitter fixArnold Schwaighofer2013-06-051-1/+1
* Fix a tblgen subtargetemitter bug, for future Swift support.Andrew Trick2013-06-051-4/+23
* Revert series of sched model patches until I figure out what is going on.Arnold Schwaighofer2013-06-041-1/+1
* SubtargetEmitter fixArnold Schwaighofer2013-06-041-1/+1
* Make SubRegIndex size mandatory, following r183020.Ahmed Bougacha2013-05-313-7/+18
* Add a way to define the bit range covered by a SubRegIndex.Ahmed Bougacha2013-05-313-5/+36
* Remove the MCRegAliasIterator tables and compute the aliases dynamically.Chad Rosier2013-05-283-66/+3
* Recognize ValueType operands in source patterns for fast-isel.Bill Schmidt2013-05-221-3/+7
* Add TargetRegisterInfo::getCoveringLanes().Jakob Stoklund Olesen2013-05-163-6/+35
* Handle tied sub-operands in AsmMatcherEmitterUlrich Weigand2013-04-271-30/+19
* Machine model: Generate table entries for super-resources.Andrew Trick2013-04-231-14/+23
* Machine model: verify well-formed processor resource groups.Andrew Trick2013-04-232-0/+54