index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
utils
/
TableGen
Commit message (
Expand
)
Author
Age
Files
Lines
*
More AVX2 instructions and their intrinsics.
Craig Topper
2011-11-06
2
-4
/
+12
*
build: Add initial cut at LLVMBuild.txt files.
Daniel Dunbar
2011-11-03
1
-0
/
+23
*
The TableGen parts of the CMake build are seriously broken. This fixes
Chandler Carruth
2011-11-02
1
-0
/
+1
*
Allow InstAlias's to use immediate matcher patterns that xform the value.
Jim Grosbach
2011-10-28
2
-5
/
+29
*
Allow register classes to match a containing class in InstAliases.
Jim Grosbach
2011-10-28
1
-0
/
+9
*
Delete dead code. Nothing ever instantiates this.
Jim Grosbach
2011-10-27
1
-4
/
+0
*
Add X86 RORX instruction
Craig Topper
2011-10-23
1
-14
/
+23
*
Move various generated tables into read-only memory, fixing up const correctn...
Benjamin Kramer
2011-10-22
3
-23
/
+28
*
Assembly parsing for 2-register sequential variant of VLD2.
Jim Grosbach
2011-10-21
1
-0
/
+1
*
Assembly parsing for 4-register variant of VLD1.
Jim Grosbach
2011-10-21
1
-0
/
+1
*
Assembly parsing for 3-register variant of VLD1.
Jim Grosbach
2011-10-21
1
-0
/
+1
*
ARM VLD parsing and encoding.
Jim Grosbach
2011-10-21
1
-0
/
+1
*
ARM VTBL (one register) assembly parsing and encoding.
Jim Grosbach
2011-10-18
1
-0
/
+1
*
ARM assembly parsing and encoding for VMOV.i64.
Jim Grosbach
2011-10-18
1
-0
/
+1
*
ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i32.
Jim Grosbach
2011-10-18
1
-0
/
+2
*
ARM assembly parsing and encoding for VMOV/VMVN/VORR/VBIC.i16.
Jim Grosbach
2011-10-17
1
-0
/
+1
*
ARM NEON "vmov.i8" immediate assembly parsing and encoding.
Jim Grosbach
2011-10-17
1
-0
/
+1
*
Fix unused variable warning in the rare circumstance that we have no feature-...
Owen Anderson
2011-10-17
1
-1
/
+4
*
Pick low-hanging MatchEntry shrinkage fruit.
Benjamin Kramer
2011-10-17
1
-4
/
+17
*
Add X86 PEXTR and PDEP instructions.
Craig Topper
2011-10-16
1
-18
/
+27
*
Add X86 BZHI instruction as well as BMI2 feature detection.
Craig Topper
2011-10-16
2
-15
/
+11
*
Add X86 INVPCID instruction. Add 32/64-bit predicates to INVEPT, INVVPID, VMR...
Craig Topper
2011-10-16
1
-4
/
+0
*
Add X86 BEXTR instruction. This instruction uses VEX.vvvv to encode Operand 3...
Craig Topper
2011-10-16
2
-6
/
+21
*
Add support for X86 blsr, blsmsk, and blsi instructions. Required extra work ...
Craig Topper
2011-10-15
1
-8
/
+50
*
Add X86 ANDN instruction. Including instruction selection.
Craig Topper
2011-10-14
1
-0
/
+2
*
Ban rematerializable instructions with side effects.
Jakob Stoklund Olesen
2011-10-14
1
-0
/
+6
*
ARM parsing and encoding for the <option> form of LDC/STC instructions.
Jim Grosbach
2011-10-12
1
-0
/
+1
*
Remove extra semicolon.
Eli Friedman
2011-10-11
1
-1
/
+1
*
Fix disassembling of popcntw. Also remove some code that says it accounts for...
Craig Topper
2011-10-11
2
-2
/
+15
*
Emit full ED initializers even for pseudo-instructions.
Jakob Stoklund Olesen
2011-10-10
1
-14
/
+14
*
Insert dummy ED table entries for pseudo-instructions.
Jakob Stoklund Olesen
2011-10-10
1
-3
/
+3
*
ARM NEON assembly parsing and encoding for VDUP(scalar).
Jim Grosbach
2011-10-07
1
-0
/
+3
*
Revert part of r141274. Only need to change encoding for xchg %eax, %eax in 6...
Craig Topper
2011-10-07
1
-0
/
+1
*
Remove the Clang tblgen backends from LLVM.
Peter Collingbourne
2011-10-06
14
-4019
/
+0
*
Fix assembling of xchg %eax, %eax to not use the NOP encoding of 0x90. This w...
Craig Topper
2011-10-06
2
-0
/
+9
*
Build system infrastructure for multiple tblgens.
Peter Collingbourne
2011-10-06
2
-16
/
+2
*
Remove the TRI::getSubRegisterRegClass() hook.
Jakob Stoklund Olesen
2011-10-06
1
-27
/
+2
*
Add TRI::getSubClassWithSubReg(RC, Idx) function.
Jakob Stoklund Olesen
2011-10-05
3
-6
/
+67
*
Properly use const_iterator.
Jakob Stoklund Olesen
2011-10-04
1
-4
/
+4
*
Teach TableGen to infer missing register classes.
Jakob Stoklund Olesen
2011-10-04
2
-17
/
+194
*
TableGen: Store all allocation orders together.
Jakob Stoklund Olesen
2011-10-04
2
-14
/
+15
*
TableGen: Privatize CodeGenRegisterClass::TheDef and Name.
Jakob Stoklund Olesen
2011-10-04
5
-29
/
+32
*
TableGen: Don't add synthetic Records to the RecordKeeper.
Jakob Stoklund Olesen
2011-10-04
1
-1
/
+0
*
Add support in the disassembler for ignoring the L-bit on certain VEX instruc...
Craig Topper
2011-10-04
4
-20
/
+25
*
Fix typo in r140954.
Craig Topper
2011-10-02
1
-1
/
+0
*
Fix disassembling of INVEPT and INVVPID to take operands
Craig Topper
2011-10-01
1
-0
/
+2
*
Fix disassembler handling of CRC32 which is an odd instruction that uses 0xf2...
Craig Topper
2011-10-01
2
-6
/
+18
*
Move TableGen's parser and entry point into a library
Peter Collingbourne
2011-10-01
69
-6879
/
+129
*
Subtarget getFeatureBits() returns a uint64_t, not unsigned.
Bob Wilson
2011-10-01
1
-1
/
+1
*
Use precomputed BitVector for CodeGenRegisterClass::hasSubClass().
Jakob Stoklund Olesen
2011-09-30
2
-8
/
+15
[next]