aboutsummaryrefslogtreecommitdiffstats
path: root/include/llvm/MC/MCSubtargetInfo.h
blob: d85527122715e67e6019725f5ad2f884f48fa72b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
//==-- llvm/MC/MCSubtargetInfo.h - Subtarget Information ---------*- C++ -*-==//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file describes the subtarget options of a Target machine.
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_MC_MCSUBTARGET_H
#define LLVM_MC_MCSUBTARGET_H

#include "llvm/MC/SubtargetFeature.h"
#include "llvm/MC/MCInstrItineraries.h"

namespace llvm {

class StringRef;

//===----------------------------------------------------------------------===//
///
/// MCSubtargetInfo - Generic base class for all target subtargets.
///
class MCSubtargetInfo {
  const SubtargetFeatureKV *ProcFeatures;  // Processor feature list
  const SubtargetFeatureKV *ProcDesc;  // Processor descriptions
  const SubtargetInfoKV *ProcItins;    // Scheduling itineraries
  const InstrStage *Stages;            // Instruction stages
  const unsigned *OperandCycles;       // Operand cycles
  const unsigned *ForwardingPathes;    // Forwarding pathes
  unsigned NumFeatures;                // Number of processor features
  unsigned NumProcs;                   // Number of processors
    
public:
  void InitMCSubtargetInfo(const SubtargetFeatureKV *PF,
                           const SubtargetFeatureKV *PD,
                           const SubtargetInfoKV *PI, const InstrStage *IS,
                           const unsigned *OC, const unsigned *FP,
                           unsigned NF, unsigned NP) {
    ProcFeatures = PF;
    ProcDesc = PD;
    ProcItins = PI;
    Stages = IS;
    OperandCycles = OC;
    ForwardingPathes = FP;
    NumFeatures = NF;
    NumProcs = NP;
  }

  /// getInstrItineraryForCPU - Get scheduling itinerary of a CPU.
  ///
  InstrItineraryData getInstrItineraryForCPU(StringRef CPU) const;

  /// getFeatureBits - Get the feature bits for a CPU (optionally supplemented
  /// with feature string).
  uint64_t getFeatureBits(StringRef CPU, StringRef FS) const;
};

} // End llvm namespace

#endif