blob: 12235996c843c3b922a4ed24131e7c591ec8d07b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
|
LOCAL_PATH := $(call my-dir)
arm_codegen_TBLGEN_TABLES := \
ARMGenAsmWriter.inc \
ARMGenMCCodeEmitter.inc \
ARMGenRegisterInfo.h.inc\
ARMGenRegisterNames.inc \
ARMGenRegisterInfo.inc \
ARMGenInstrNames.inc \
ARMGenInstrInfo.inc \
ARMGenDAGISel.inc \
ARMGenFastISel.inc \
ARMGenSubtarget.inc \
ARMGenCodeEmitter.inc \
ARMGenCallingConv.inc
arm_codegen_SRC_FILES := \
ARMAsmBackend.cpp \
ARMAsmPrinter.cpp \
ARMBaseInstrInfo.cpp \
ARMBaseRegisterInfo.cpp \
ARMCodeEmitter.cpp \
ARMConstantIslandPass.cpp \
ARMConstantPoolValue.cpp \
ARMELFWriterInfo.cpp \
ARMExpandPseudoInsts.cpp \
ARMFastISel.cpp \
ARMFrameLowering.cpp \
ARMGlobalMerge.cpp \
ARMHazardRecognizer.cpp \
ARMISelDAGToDAG.cpp \
ARMISelLowering.cpp \
ARMInstrInfo.cpp \
ARMJITInfo.cpp \
ARMLoadStoreOptimizer.cpp \
ARMMachObjectWriter.cpp \
ARMMCAsmInfo.cpp \
ARMMCCodeEmitter.cpp\
ARMMCExpr.cpp \
ARMMCInstLower.cpp \
ARMRegisterInfo.cpp \
ARMSelectionDAGInfo.cpp \
ARMSubtarget.cpp \
ARMTargetMachine.cpp \
ARMTargetObjectFile.cpp \
InstPrinter/ARMInstPrinter.cpp \
MLxExpansionPass.cpp \
NEONMoveFix.cpp \
Thumb1FrameLowering.cpp \
Thumb1InstrInfo.cpp \
Thumb1RegisterInfo.cpp \
Thumb2ITBlockPass.cpp \
Thumb2InstrInfo.cpp \
Thumb2RegisterInfo.cpp \
Thumb2SizeReduction.cpp
# For the host
# =====================================================
include $(CLEAR_VARS)
include $(CLEAR_TBLGEN_VARS)
TBLGEN_TABLES := $(arm_codegen_TBLGEN_TABLES)
LOCAL_SRC_FILES := $(arm_codegen_SRC_FILES)
LOCAL_MODULE:= libLLVMARMCodeGen
LOCAL_MODULE_TAGS := optional
include $(LLVM_HOST_BUILD_MK)
include $(LLVM_TBLGEN_RULES_MK)
include $(LLVM_GEN_INTRINSICS_MK)
include $(BUILD_HOST_STATIC_LIBRARY)
# For the device only
# =====================================================
ifeq ($(TARGET_ARCH),arm)
include $(CLEAR_VARS)
include $(CLEAR_TBLGEN_VARS)
TBLGEN_TABLES := $(arm_codegen_TBLGEN_TABLES)
LOCAL_SRC_FILES := $(arm_codegen_SRC_FILES)
LOCAL_MODULE:= libLLVMARMCodeGen
LOCAL_MODULE_TAGS := optional
include $(LLVM_DEVICE_BUILD_MK)
include $(LLVM_TBLGEN_RULES_MK)
include $(LLVM_GEN_INTRINSICS_MK)
include $(BUILD_STATIC_LIBRARY)
endif
|
