blob: e835b9cac8e122e1957139787d1a8143c9e1f5c0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
|
//===-- SPU.td - Describe the STI Cell SPU Target Machine --*- tablegen -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This is the top level entry point for the STI Cell SPU target machine.
//
//===----------------------------------------------------------------------===//
// Get the target-independent interfaces which we are implementing.
//
include "llvm/Target/Target.td"
// Holder of code fragments (you'd think this'd already be in
// a td file somewhere... :-)
class CodeFrag<dag frag> {
dag Fragment = frag;
}
//===----------------------------------------------------------------------===//
// Register File Description
//===----------------------------------------------------------------------===//
include "SPURegisterInfo.td"
//===----------------------------------------------------------------------===//
// Instruction formats, instructions
//===----------------------------------------------------------------------===//
include "SPUNodes.td"
include "SPUOperands.td"
include "SPUSchedule.td"
include "SPUInstrFormats.td"
include "SPUInstrInfo.td"
//===----------------------------------------------------------------------===//
// Subtarget features:
//===----------------------------------------------------------------------===//
def DefaultProc: SubtargetFeature<"", "ProcDirective", "SPU::DEFAULT_PROC", "">;
def LargeMemFeature:
SubtargetFeature<"large_mem","UseLargeMem", "true",
"Use large (>256) LSA memory addressing [default = false]">;
def SPURev0 : Processor<"v0", SPUItineraries, [DefaultProc]>;
//===----------------------------------------------------------------------===//
// Calling convention:
//===----------------------------------------------------------------------===//
include "SPUCallingConv.td"
// Target:
def SPUInstrInfo : InstrInfo {
let isLittleEndianEncoding = 1;
}
def SPU : Target {
let InstructionSet = SPUInstrInfo;
}
|
