test/CodeGen/AArch64/arm64-fastisel-gep-promote-before-add.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

; fastisel should not fold add with non-pointer bitwidth
; sext(a) + sext(b) != sext(a + b)
; RUN: llc -mtriple=arm64-apple-darwin %s -O0 -o - | FileCheck %s

define zeroext i8 @gep_promotion(i8* %ptr) nounwind uwtable ssp {
entry:
  %ptr.addr = alloca i8*, align 8
  %add = add i8 64, 64 ; 0x40 + 0x40
  %0 = load i8** %ptr.addr, align 8

  ; CHECK-LABEL: _gep_promotion:
  ; CHECK: ldrb {{[a-z][0-9]+}}, {{\[[a-z][0-9]+\]}}
  %arrayidx = getelementptr inbounds i8* %0, i8 %add

  %1 = load i8* %arrayidx, align 1
  ret i8 %1
}