test/CodeGen/AArch64/arm64-frame-index.ll


1
2
3
4
5
6
7
8
9
10
11

; RUN: llc -march=arm64 -mtriple=arm64-apple-ios -aarch64-atomic-cfg-tidy=0 < %s | FileCheck %s
; rdar://11935841

define void @t1() nounwind ssp {
entry:
; CHECK-LABEL: t1:
; CHECK-NOT: add x{{[0-9]+}}, sp
; CHECK: stp x28, x27, [sp, #-16]!
  %v = alloca [288 x i32], align 4
  unreachable
}