1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
; RUN: llc -mtriple=aarch64-none-linux-gnu -mattr=+neon < %s | FileCheck %s
define <1 x i64> @test_zext_v1i32_v1i64(<2 x i32> %v) nounwind readnone {
; CHECK-LABEL: test_zext_v1i32_v1i64:
; CHECK: ushll v0.2d, v0.2s, #0
%1 = extractelement <2 x i32> %v, i32 0
%2 = insertelement <1 x i32> undef, i32 %1, i32 0
%3 = zext <1 x i32> %2 to <1 x i64>
ret <1 x i64> %3
}
define <1 x i32> @test_zext_v1i16_v1i32(<4 x i16> %v) nounwind readnone {
; CHECK-LABEL: test_zext_v1i16_v1i32:
; CHECK: ushll v0.4s, v0.4h, #0
%1 = extractelement <4 x i16> %v, i32 0
%2 = insertelement <1 x i16> undef, i16 %1, i32 0
%3 = zext <1 x i16> %2 to <1 x i32>
ret <1 x i32> %3
}
define <1 x i16> @test_zext_v1i8_v1i16(<8 x i8> %v) nounwind readnone {
; CHECK-LABEL: test_zext_v1i8_v1i16:
; CHECK: ushll v0.8h, v0.8b, #0
%1 = extractelement <8 x i8> %v, i32 0
%2 = insertelement <1 x i8> undef, i8 %1, i32 0
%3 = zext <1 x i8> %2 to <1 x i16>
ret <1 x i16> %3
}
define <1 x i32> @test_zext_v1i8_v1i32(<8 x i8> %v) nounwind readnone {
; CHECK-LABEL: test_zext_v1i8_v1i32:
; CHECK: dup b0, v0.b[0]
%1 = extractelement <8 x i8> %v, i32 0
%2 = insertelement <1 x i8> undef, i8 %1, i32 0
%3 = zext <1 x i8> %2 to <1 x i32>
ret <1 x i32> %3
}
define <1 x i64> @test_zext_v1i16_v1i64(<4 x i16> %v) nounwind readnone {
; CHECK-LABEL: test_zext_v1i16_v1i64:
; CHECK: dup h0, v0.h[0]
%1 = extractelement <4 x i16> %v, i32 0
%2 = insertelement <1 x i16> undef, i16 %1, i32 0
%3 = zext <1 x i16> %2 to <1 x i64>
ret <1 x i64> %3
}
define <1 x i64> @test_zext_v1i8_v1i64(<8 x i8> %v) nounwind readnone {
; CHECK-LABEL: test_zext_v1i8_v1i64:
; CHECK: dup b0, v0.b[0]
%1 = extractelement <8 x i8> %v, i32 0
%2 = insertelement <1 x i8> undef, i8 %1, i32 0
%3 = zext <1 x i8> %2 to <1 x i64>
ret <1 x i64> %3
}
define <1 x i64> @test_sext_v1i32_v1i64(<2 x i32> %v) nounwind readnone {
; CHECK-LABEL: test_sext_v1i32_v1i64:
; CHECK: sshll v0.2d, v0.2s, #0
%1 = extractelement <2 x i32> %v, i32 0
%2 = insertelement <1 x i32> undef, i32 %1, i32 0
%3 = sext <1 x i32> %2 to <1 x i64>
ret <1 x i64> %3
}
define <1 x i32> @test_sext_v1i16_v1i32(<4 x i16> %v) nounwind readnone {
; CHECK-LABEL: test_sext_v1i16_v1i32:
; CHECK: sshll v0.4s, v0.4h, #0
%1 = extractelement <4 x i16> %v, i32 0
%2 = insertelement <1 x i16> undef, i16 %1, i32 0
%3 = sext <1 x i16> %2 to <1 x i32>
ret <1 x i32> %3
}
define <1 x i16> @test_sext_v1i8_v1i16(<8 x i8> %v) nounwind readnone {
; CHECK-LABEL: test_sext_v1i8_v1i16:
; CHECK: sshll v0.8h, v0.8b, #0
%1 = extractelement <8 x i8> %v, i32 0
%2 = insertelement <1 x i8> undef, i8 %1, i32 0
%3 = sext <1 x i8> %2 to <1 x i16>
ret <1 x i16> %3
}
define <1 x i32> @test_sext_v1i8_v1i32(<8 x i8> %v) nounwind readnone {
; CHECK-LABEL: test_sext_v1i8_v1i32:
; CHECK: sshll v0.8h, v0.8b, #0
; CHECK: sshll v0.4s, v0.4h, #0
%1 = extractelement <8 x i8> %v, i32 0
%2 = insertelement <1 x i8> undef, i8 %1, i32 0
%3 = sext <1 x i8> %2 to <1 x i32>
ret <1 x i32> %3
}
define <1 x i64> @test_sext_v1i16_v1i64(<4 x i16> %v) nounwind readnone {
; CHECK-LABEL: test_sext_v1i16_v1i64:
; CHECK: sshll v0.4s, v0.4h, #0
; CHECK: sshll v0.2d, v0.2s, #0
%1 = extractelement <4 x i16> %v, i32 0
%2 = insertelement <1 x i16> undef, i16 %1, i32 0
%3 = sext <1 x i16> %2 to <1 x i64>
ret <1 x i64> %3
}
define <1 x i64> @test_sext_v1i8_v1i64(<8 x i8> %v) nounwind readnone {
; CHECK-LABEL: test_sext_v1i8_v1i64:
; CHECK: sshll v0.8h, v0.8b, #0
; CHECK: sshll v0.4s, v0.4h, #0
; CHECK: sshll v0.2d, v0.2s, #0
%1 = extractelement <8 x i8> %v, i32 0
%2 = insertelement <1 x i8> undef, i8 %1, i32 0
%3 = sext <1 x i8> %2 to <1 x i64>
ret <1 x i64> %3
}
|
