1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
; RUN: llc -march=hexagon -mcpu=hexagonv5 < %s | FileCheck %s
; Generate various cmpb instruction followed by if (p0) .. if (!p0)...
target triple = "hexagon"
define i32 @Func_3Ugt(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ugt i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Uge(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp uge i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Ult(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ult i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Ule(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ule i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Ueq(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp eq i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3Une(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ne i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3UneC(i32 %Enum_Par_Val) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ne i32 %Enum_Par_Val, 122
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3gt(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK: mux
%cmp = icmp sgt i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3ge(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp sge i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3lt(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp slt i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3le(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp sle i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3eq(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp eq i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3ne(i32 %Enum_Par_Val, i32 %pv2) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ne i32 %Enum_Par_Val, %pv2
%selv = zext i1 %cmp to i32
ret i32 %selv
}
define i32 @Func_3neC(i32 %Enum_Par_Val) nounwind readnone {
entry:
; CHECK-NOT: mux
%cmp = icmp ne i32 %Enum_Par_Val, 122
%selv = zext i1 %cmp to i32
ret i32 %selv
}
|
